- 您现在的位置：买卖IC网 > PDF目录16077 > IPR-SDRAM/DDR2 (Altera)IP DDR2 SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 43/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Chapter 3: Functional Description
3–7
Device-Level Description
Designing Your Own Controller
The state machine that issues the read commands generates control_doing_rd
and it starts when the read command is issued to the memory and stays asserted for
the length of the burst. It is delayed inside the controller to cope with the following
options:
■
■
■
Insert pipeline registers on address and command outputs
Registered DIMM
Insert extra pipeline registers in the datapath
The datapath is generated with a pipeline to cope with CAS latency in each DQS
group rather than inside the controller. Duplicating this pipeline across the
bytegroups makes timing easier to meet on the critical postamble logic—the last
register in this pipeline feeds the postamble control register. If you design you own
controller, you need to generate the datapath for the right CAS latency, otherwise this
pipeline is the wrong length.
The enabling and disabling of the capture registers (controlled by the
control_doing_rd signal) is disabled in RTL simulation because it relies so heavily
on timing in the system to work. So in RTL simulation, the capture registers are
always enabled and varying the timing of the control_doing_rd signal does not
change the behavior of the datapath.You should use gate-level simulations to test the
exact timings of this signal if you design your own controller.
The same source that generates control_doing_rd generates the
local_rdata_valid signal and it is delayed inside the controller by the same
amount. In addition, it is delayed to take the following datapath options into account:
■
■
Reclock resynchronized data to the positive edge
Insert intermediate resynchronization registers
The local_rdata_valid signal is also delayed by 4 + R cycles, where R is the
resynchronization cycle as predicted by the wizard. For example, if the
resynchronization cycle is 2, Reclock resynchronized data to the positive edge is
turned on, and Insert intermediate resynchronization registers is turned off, the
local_rdata_valid signal should be seven cycles later than the
control_doing_rd signal (4 + 2 + 1 + 0 = 7).
The control_doing_wr signal controls the output enables on the DQ and DQS
pins. The state machine that issues the write commands generates it and it is delayed
inside the controller to cope with the following options:
■
■
■
Insert pipeline registers on address and command outputs
Registered DIMM
Insert extra pipeline registers in the datapath
For DDR SDRAM, the write latency is fixed at 1 clock cycle. You should issue the
control_doing_wr signal so that it starts when you issue the write command to the
memory and ensure it stays asserted for the length of the burst.
For DDR2 SDRAM, the write latency varies with the CAS latency, which the
controller takes into account and it delays the control_doing_wr signal to match.
You should issue the control_doing_wr signal (CAS latency – 2) clock cycles after
the write command and ensure it stays asserted for the length of the burst.
? March 2009
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEM31DTBN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBH-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBD-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTAN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| 10YXJ2200M10X20 | CAP ALUM 2200UF 10V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。