- 您现在的位置：买卖IC网 > PDF目录16077 > IPR-SDRAM/DDR2 (Altera)IP DDR2 SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 74/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页当前第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
3–38
Chapter 3: Functional Description
Parameters
For minimum timing requirements, the values in the actual column must be greater
than or equal to the requirement; for maximum timing requirements, the figure in the
actual column must be less than or equal to the requirement. You can choose whether
to set the values in the cycle column or allow the wizard to choose the most
appropriate values.
Table 3–18 shows the memory timing parameters.
Table 3–18. Memory Timing Parameters
Parameter
Manually choose
clock cycles
t REFI
t INIT
t RP
t RCD
t RFC
t WR
t RAS
t MRD
t WTR
Range
On or Off
≤ 65534
≤ 65534
2 to 5
2 to 5
7 to 31
2 to 5
4 to 15
2 to 3
1 to 3
Description
Turn on, to enter values in the cycles column; turn off and the wizard calculates the
values in the cycles column.
Interval between refresh commands (maximum). The controller performs regular
refresh at this interval unless user controlled refresh is turned on (refer to “Controller ”
Memory initialization time (minimum). After reset, the controller does not issue any
commands to the memory during this period.
Precharge command period (minimum). The controller does not access the memory
for this period after issuing a precharge command.
Active to read-write time (minimum). The controller does not issue read or write
commands to a bank during this time after issuing an active command.
Auto-refresh command period (minimum). The length of time the controller waits
before doing anything else after issuing an auto-refresh command.
Write recovery time (minimum). The controller waits for this time after the end of a
write transaction before issuing a precharge command.
Active to precharge time (minimum). The controller waits for this time after issuing an
active command before issuing a precharge command to the same bank.
Load mode register command period (minimum). The controller waits for this time
after issuing a load mode register command before issuing any other commands.
Write to read command delay (minimum). The controller waits for this time after the
end of a write command before issuing a subsequent read command to the same
bank. This timing parameter is specified in clock cycles and so has no entry in the
Required column.
Memory Timings
to perform timing analysis.
Table 3–19. Device Datasheet Settings (Part 1 of 2)
Parameter
t DQSQ
t QHS
t DQSCK
t AC
t CK_MAX
t DS
t DH
Units
ps
ps
ps
ps
ps
ps
ps
Description
The maximum DQS to DQ skew; DQS to last DQ valid, per group, per access.
The maximum data hold skew factor.
The access window of DQS from CK/CK#.
The access window of DQ from CK/CK#.
The maximum permitted clock cycle time.
The minimum DQ and DM input setup time relative to DQS.
The minimum DQ and DM input hold time relative to DQS.
? March 2009 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEM31DTBN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBH-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBD-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTAN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| 10YXJ2200M10X20 | CAP ALUM 2200UF 10V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。