- 您现在的位置：买卖IC网 > PDF目录16077 > IPR-SDRAM/DDR2 (Altera)IP DDR2 SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 26/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
2–16
Table 2–1. Generated Files (Part 1 of 2)
Filename
<variation name> .bsf
<variation name> . html
<variation name> .vo or .vho
<variation name> .v or .vhd
<variation name> _bb.v
Chapter 2: Getting Started
MegaWizard Plug-In Manager Design Flow
Description
Quartus II symbol file for the MegaCore function variation. You
can use this file in the Quartus II block diagram editor.
MegaCore function report file.
VHDL or Verilog HDL IP functional simulation model.
A MegaCore function variation file, which defines a VHDL or
Verilog HDL top-level description of the custom MegaCore
function. Instantiate the entity defined by this file inside of your
design. Include this file when compiling your design in the
Quartus II software.
Verilog HDL black-box file for the MegaCore function variation.
Use this file when using a third-party EDA tool to synthesize
your design.
<variation name> _auk_ddr_clk_gen.v or .vhd
<variation name> _auk_ddr_datapath.v or .vhd
<variation name> _auk_ddr_datapath_pack.v or .vhd
<variation name> _auk_ddr_dll.v or .vhd
<variation name> _auk_ddr_dqs_group.v or .vhd
<variation name> _auk_ddr_sdram.v or .vhd
<variation name> _ddr_sdram_vsim.tcl
<variation name> _example_driver.v or .vhd
<variation name> _example_settings.txt
<variation name> .qip
<variation name> .v or .vhd (1)
add_constraints_for_ <variation name> .tcl
altera_vhdl_support.vhd
auto_add_ddr_constraints.tcl
auto_verify_ddr_timing_constraints.tcl
constraints_out.txt
ddr_lib_path.tcl
ddr_pll_fb_stratixii.v or .vhd
ddr_pll_ <device name> .v or .vhd
generic_ddr_dimm_model.vhd
generic_ddr_sdram.vhd
generic_ddr2_sdram.vhd
Design file that contains the clock output generators.
Design file that instantiates the byte groups and the clock output
generators.
A VHDL package, which contains a component that the IP
functional simulation model uses.
Optional design file that instantiates the Stratix or Stratix II DLL
(Stratix series only).
Design file that contains the datapath byte groups.
Design file that instantiates the controller logic and the datapath
The ModelSim simulation script.
The example driver.
The settings file for your variation, which the add constraints
and the verify timing scripts use.
Contains Quartus II project information for your MegaCore
function variations.
Example design file.
The add constraints script for the variation.
A VHDL package that contains functions for the generated
entities. This file may be shared between MegaCore functions.
The add constraints script, which calls the variation-specific add
constraints scripts.
The auto verify timing script, which calls the variation-specific
verify timing scripts.
Log file that IP Toolbench creates while generating the add
constraints script.
The Tcl library path file.
Design file for the Stratix II fedback PLL.
Design file for the system PLL.
VHDL simulation file.
VHDL simulation file.
VHDL simulation file.
? March 2009 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEM31DTBN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBH-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBD-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTAN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| 10YXJ2200M10X20 | CAP ALUM 2200UF 10V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。