参数资料
型号: IPR-SDRAM/DDR2
厂商: Altera
文件页数: 76/106页
文件大小: 0K
描述: IP DDR2 SDRAM CONTROLLER RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: DDR2 SDRAM 控制器
许可证: 续用许可证
3–40
Chapter 3: Functional Description
Parameters
Project Settings
Table 3–22 shows the example design options.
Table 3–22. Example Design Options
Parameter
Update the example design
file that instantiates the
controller variation
Automatically apply
Description
When this option is turned on, IP Toolbench parses and updates the example design file. It
only updates sections that are between the following markers:
<<START MEGAWIZARD INSERT <tagname>
<<END MEGAWIZARD INSERT <tagname>
If you edit the example design file, ensure that your changes are outside of the markers or
remove the markers. Once you remove the markers, you must keep the file updated, because
IP Toolbench can no longer update the file.
When you turn on this option, IP Toolbench updates the example testbench and the ModelSim
simulation script.
When this option is turned on, the next time you compile, the Quartus II software
datapath-specific contraints automatically runs the add constraints script. Turn off this option if you do not want the script
to the Quartus II project
Automatically verify
datapath-specific timing in
the Quartus II project
Update the example design
PLLs
to run automatically
When this option is turned on, after every compilation the Quartus II software automatically
runs the verify timing script. Turn off this option if you do not want the script to run
automatically.
When this option is turned on, IP Toolbench automatically overwrites the PLLs.Turn off this
option, if you do not want the wizard to overwrite the system PLL or the optional fed-back
PLL.
Table 3–23 shows the variation path options.
Table 3–23. Variation Path Options
Parameter
Enable hierarchy control
Hierarchy path to your
custom variation
Description
The constraints script analyzes your design, to automatically extract the hierarchy to your
variation. To prevent the constraints script analyzing your design, turn on Enable hierarchy
control , and enter the correct hierarchy path to your datapath.
The hierarchy path is the path to your DDR or DDR2 SDRAM datapath, minus the top-level
name. The hierarchy entered in the wizard must match your design, because the constraints
and timing scripts rely on this path for correct operation.
Table 3–24 shows the device pin prefixes and names options.
Table 3–24. Device Pin Prefixes & Names Options
Parameter
Pin name of the clock
driving the memory (+)
Pin name of the clock
driving the memory (–)
Pin name of fed-back clock
input
Pin prefix all pins on the
devices with
Description
The suggested clk_to_sdram pin name, which you may edit, but must end in [0] .
The suggested clk_to_sdram_n pin name, which you may edit, but must end in [0] .
The suggested fedback_clock_in pin name, which you may edit.
This string is used to prefix the pin names for the FPGA pins connected to the DDR or DDR2
SDRAM.
? March 2009 Altera Corporation
相关PDF资料
PDF描述
GEM31DTBN-S189 CONN EDGECARD 62POS R/A .156 SLD
GEM31DTBH-S189 CONN EDGECARD 62POS R/A .156 SLD
GEM31DTBD-S189 CONN EDGECARD 62POS R/A .156 SLD
GEM31DTAN-S189 CONN EDGECARD 62POS R/A .156 SLD
10YXJ2200M10X20 CAP ALUM 2200UF 10V 20% RADIAL
相关代理商/技术参数
参数描述
IP-RSENC 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SLITE2 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SRAM/QDRII 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SSIP 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNET 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors