- 您现在的位置：买卖IC网 > PDF目录16077 > IPR-SDRAM/DDR2 (Altera)IP DDR2 SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR2 |
| 厂商： | Altera |
| 文件页数： | 52/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR2 SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR2 SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
3–16
Chapter 3: Functional Description
Device-Level Description
DLL Configurations
For Stratix series designs, IP Toolbench creates an instance of a DLL, which is
configured to match your controller. The DLL generates the 90 ° phase shift on the
DQS edges that capture the read data.
On Stratix devices, the reference clock is driven off the device and fed back into the
DLL reference clock inputs (refer to Figure 3–9 on page 3–15 ). If you turn on Insert
logic to allow the DLL to update only during the memory refresh period , the
controller generates a control signal, stratix_dll_control , which can enable the
DLL reference clock only while the controller is issuing refresh commands to the
memory.
On Stratix II devices, the DLL reference clock is fed directly from an enhanced PLL.
For an interface that is only on one side of the Stratix II device, the DLL automatically
generates a control signal, dqsupdate , to the DQS pins on the same side telling them
when it is safe to update their delay value. If your interface spans two sides of the
device, the controller can generate a control signal, stratix_dll_control , to only
allow the 6-bit control signal to each DQS pin to update only while the controller is
issuing refresh commands to the memory. Turning on Insert logic to allow the DLL
to update only during the memory refresh period causes the extra logic to be
inserted and should only be turned on if your interface spans two sides of the device.
Turning on this feature on a single sided interface is not required, because the DLL
controls the updates.
Table 3–4. DLL Signals
Signal
clk
reset_n
delayctrlout
stratix_dll_control (1)
dqsupdate (1)
Description
The reference clock, which comes either from an external pin in Stratix devices or
from an enhanced PLL output in Stratix II devices.
The reset input.
The 6-bit output, which controls the value of the delay chain on the DQS inputs.
The control signal from the controller, which is available if you turn on Insert
logic to allow the DLL to update only during the memory refresh period . It
controls when the 6-bit control value to DQS pins updates. On Stratix devices
stratix_dll_control disables the clock output.
A DLL-generated control signal that controls when the 6-bit control value to DQS
pins updates, if the interface is only on one side of the device.
(1) Stratix II devices only.
Example Design
IP Toolbench creates an example design that shows you how to instantiate and
connect up the DDR or DDR2 SDRAM controller. The example design consists of the
DDR or DDR2 SDRAM controller, some driver logic to issue read and write requests
to the controller, up to two PLLs to create the necessary clocks and a DLL (Stratix
series only). The example design is a working system that can be compiled and used
for both static timing checks and board tests.
? March 2009 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEM31DTBN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBH-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTBD-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| GEM31DTAN-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| 10YXJ2200M10X20 | CAP ALUM 2200UF 10V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。