PDF: 09005aef807f4885/Source: 09005aef8071a76b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
36
2001 Micron Technology, Inc. All rights reserved.
128Mb: x16, x32 Mobile SDRAM
READs
Figure 21:
WRITE Burst
Notes:
1. BL = 2. DQM is LOW.
Figure 22:
WRITE-to-WRITE
Notes:
1. DQM is LOW. Each WRITE command may be to any bank.
Data for any WRITE burst may be truncated with a subsequent READ command, and
data for a fixed-length WRITE burst may be immediately followed by a READ command.
After the READ command is registered, the data inputs will be ignored, and writes will
last of a burst of two or the last desired of a longer burst.
Data for a fixed-length WRITE burst may be followed by, or truncated with, a
PRECHARGE command to the same bank (provided that auto precharge was not acti-
vated), and a full-page WRITE burst may be truncated with a PRECHARGE command to
the same bank. The PRECHARGE command should be issued tWR after the clock edge at
which the last desired input data element is registered. The auto precharge mode
requires a tWR of at least one clock plus time, regardless of frequency.
In addition, when truncating a WRITE burst, the DQM signal must be used to mask
input data for the clock edge prior to, and the clock edge coincident with, the
either the last of a burst of two or the last desired of a longer burst. Following the
PRECHARGE command, a subsequent command to the same bank cannot be issued
until tRP is met. The PRECHARGE can be issued coincident with the second clock (see
CLK
DQ
DIN
n
T2
T1
T3
T0
COMMAND
ADDRESS
NOP
WRITE
DIN
n + 1
NOP
BANK,
COL n
DON’T CARE
TRANSITIONING DATA
DON’T CARE
CLK
DQ
T2
T1
T0
COMMAND
ADDRESS
NOP
WRITE
BANK,
COL n
BANK,
COL b
DIN
n
DIN
n + 1
DIN
b
TRANSITIONING DATA