PDF: 09005aef807f4885/Source: 09005aef8071a76b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
63
2001 Micron Technology, Inc. All rights reserved.
128Mb: x16, x32 Mobile SDRAM
Timing Diagrams
Figure 42:
Self Refresh Mode
Notes:
1. No maximum time limit for self refresh. tRAS (MAX) only applies to non-self refresh mode.
2. tXSR requires a minimum of 2 clocks regardless of frequency or timing.
3. As a general rule, any time self refresh is exited, the DRAM may not reenter the self refresh
mode until all rows have been refreshed via the AUTO REFRESH command at the distrib-
uted refresh rate, (tREF/number of rows), or faster. However, the following exception is
allowed. Self refresh mode may be reentered any time after exiting if the following condi-
tions are all met:
3a. The DRAM has been in the self refresh mode for a minimum of 64ms prior to exiting.
3b. tXSR has not been violated.
3c. At least two AUTO REFRESH commands are performed during each 15.625s interval
4. Self refresh is not supported on automotive temperature (AT) devices.
DON’T CARE
tCH
tCL
tCK
tRP
CKE
CLK
DQ
Enter self refresh mode
Precharge all
active banks
tXSR2
CLK stable prior to exiting
self refresh mode
Exit self refresh mode
(Restart refresh time base)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
COMMAND
tCMH
tCMS
AUTO
REFRESH
PRECHARGE
NOP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
BA0, BA1
BANK(S)
High-Z
tCKS
AH
AS
AUTO
REFRESH
> tRAS1
(
)
(
)
(
)
(
)
tCKH
tCKS
DQMU, DQML
(
)
(
)
(
)
(
)
t
A0–A9, A11
(
)
(
)
(
)
(
)
ALL BANKS
SINGLE BANK
A10
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
T0
T1
T2
Tn + 1
To + 1
To + 2
(
)
(
)
(
)
(
)