PDF: 09005aef807f4885/Source: 09005aef8071a76b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128Mbx16x32Mobile_2.fm - Rev. M 1/09 EN
16
2001 Micron Technology, Inc. All rights reserved.
128Mb: x16, x32 Mobile SDRAM
Register Definition
7. Wait at least tRP time; during this time, NOPs or DESELECT commands must be
given. All banks will complete their precharge, thereby placing the device in the all
banks idle state.
8. Issue an AUTO REFRESH command.
9. Wait at least tRFC time, during which only NOPs or COMMAND INHIBIT commands
are allowed.
10. Issue an AUTO REFRESH command.
11. Wait at least tRFC time, during which only NOPs or COMMAND INHIBIT commands
are allowed.
12. The SDRAM is now ready for mode register programming. Because the mode register
will power up in an unknown state, it should be loaded with desired bit values prior to
applying any operational command. Using the LMR command, program the mode
register. The mode register is programmed via the MODE REGISTER SET command
with BA1 = 0, BA0 = 0 and retains the stored information until it is programmed again
or the device loses power. Not programming the mode register upon initialization will
result in default settings, which may not be desired. Outputs are guaranteed High-Z
after the LMR command is issued. Outputs should be High-Z already before the LMR
command is issued.
13. Wait at least tMRD time, during which only NOP or DESELECT commands are
allowed.
14. Using the LMR command, program the extended mode register. The low-power
extended mode register is programmed via the MODE REGISTER SET command with
BA1 = 1, BA0 = 0 and retains the stored information until it is programmed again or
the device loses power. Not programming the extended mode register upon initializa-
tion will result in default settings for the low-power features. The extended mode will
default with the temperature sensor enabled, full drive strength, and full array refresh.
15. Wait at least tMRD time, during which only NOP or DESELECT commands are
allowed.
At this point, the DRAM is ready for any valid command.
Note:
If desired, more than two AUTO REFRESH commands can be issued in the sequence.
After steps 9 and 10 are complete, repeat them until the desired number of AUTO
REFRESH + tRFC loops is achieved.
Register Definition
Mode Register
To achieve low power consumption, there are two mode registers in the Mobile compo-
nent: mode register and extended mode register. Mode register is discussed in this
section. Extended mode register is discussed on
page 21. The mode register is used to
define the specific mode of operation of the SDRAM. This definition includes the selec-
tion of BL, a burst type, CL, an operating mode, and a write burst mode, as shown in
command and will retain the stored information until it is programmed again or the
device loses power.
Mode register bits M0–M2 specify BL, M3 specifies the type of burst (sequential or inter-
leaved), M4–M6 specify CL, M7 and M8 specify the operating mode, M9 specify the write
burst mode (single or programmed burst length), M10 and M11 are reserved and must
be set to zero. To address the mode register, M12 and M13 must be set to zero.