参数资料
型号: W631GG6KB-12
厂商: Winbond Electronics
文件页数: 26/159页
文件大小: 0K
描述: IC DDR3 SDRAM 1GBIT 96WBGA
标准包装: 200
格式 - 存储器: RAM
存储器类型: DDR3 SDRAM
存储容量: 1G(64M x 16)
速度: 800MHz
接口: 并联
电源电压: 1.425 V ~ 1.575 V
工作温度: 0°C ~ 85°C
封装/外壳: 96-TFBGA
供应商设备封装: 96-WBGA(9x13)
包装: 托盘
W631GG6KB
8.7
DLL on/off switching procedure
DDR3 DLL- off mode is entered by setting MR1 bit A0 to ―1‖; this will disable the DLL for subsequent
operations until A0 bit is set back to ―0‖.
8.7.1
DLL “on” to DLL “off” Procedure
To switch from DLL ―on‖ to DLL ―off‖ requires the frequency to be changed during Self -Refresh, as
outlined in the following procedure:
1. Starting from Idle state (All banks pre-charged, all timings fulfilled, and DRAMs On-die Termination
resistors, R TT , must be in high impedance state before MRS to MR1 to disable the DLL.)
2. Set MR1 bit A0 to ―1‖ to disable the DLL .
3. Wait t MOD .
4. Enter Self Refresh Mode; wait until (t CKSRE ) is satisfied.
5. Change frequency, in guidance with section 8.8 “ Input clock frequency change ” on page 28.
6. Wait until a stable clock is available for at least (t CKSRX ) at DRAM inputs.
7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all
t MOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled
in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be
registered LOW until all t MOD timings from any MRS command are satisfied. If both ODT features
were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be
registered LOW or HIGH.
8. Wait t XS , then set Mode Registers with appropriate values (especially an update of CL, CWL and
WR may be necessary. A ZQCL command may also be issued after t XS ).
9. Wait for t MOD , then DRAM is ready for next command.
T0
T1
Ta0
Ta1
Tb0
Tc0
Td0
Td1
Te0
Te1
Tf0
CK#
CK
CKE
VALID *8
Command
MRS *2
NOP
SRE *3
NOP
SRX *6
NOP
MRS *7
NOP
VALID *8
*1
t MOD
t CKSRE
*4
t CKSRX *5
t XS
t MOD
t CKESR
ODT
Notes:
ODT: Static LOW in case Rtt_Nom and Rtt_WR is enabled, otherwise static Low or High
VALID 8
1. Starting with Idle state, R TT in Hi-Z state
2. Disable DLL by setting MR1 Bit A0 to 1
TIME BREAK
DON'T CARE
3. Enter SR
4. Change Frequency
5. Clock must be stable t CKSRX
6. Exit SR
7. Update Mode register with DLL off parameters setting
8. Any valid command
Figure 10 – DLL Switch Sequence from DLL-on to DLL-off
Publication Release Date: Dec. 09, 2013
Revision A05
- 26 -
相关PDF资料
PDF描述
AMC20DRAS-S734 CONN EDGECARD 40POS .100 R/A PCB
FMC12DREI-S13 CONN EDGECARD 24POS .100 EXTEND
EPF6024AQC240-2N IC FLEX 6000 FPGA 24K 240-PQFP
EPF6024AQC240-2 IC FLEX 6000 FPGA 24K 240-PQFP
EPF10K10QC208-3 IC FLEX 10K FPGA 10K 208-PQFP
相关代理商/技术参数
参数描述
W631GG6KB-15 功能描述:IC DDR3 SDRAM 1GBIT 96WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
W631GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount