参数资料
型号: PH28F128W18BD60A
厂商: INTEL CORP
元件分类: PROM
英文描述: 8M X 16 FLASH 1.8V PROM, 60 ns, PBGA56
封装: 9 X 11 MM, 1 MM HEIGHT, LEAD FREE, VFBGA-56
文件页数: 84/106页
文件大小: 1496K
代理商: PH28F128W18BD60A
Intel
Wireless Flash Memory (W18)
Datasheet
Intel Wireless Flash Memory (W18)
07-Dec-2005
Order Number: 290701, Revision: 015
79
Down command should be issued prior asserting WP# will put that block back to the locked-down
state. When WP# is deasserted, locked-down blocks are changed to the locked state and can then
be unlocked by the Unlock Block command.
13.1.4
Block Lock Status
Every block’s lock status can be read in read identifier mode. To enter this mode, issue the Read
Identifier command to the device. Subsequent reads at BBA + 02h will output that block’s lock
status. For example, to read the block lock status of block 10, the address sent to the device should
be 50002h (for a top-parameter device). The lowest two data bits of the read data, DQ1 and DQ0,
represent the lock status. DQ0 indicates the block lock status. It is set by the Lock Block command
and cleared by the Block Unlock command. It is also set when entering the lock-down state. DQ1
indicates lock-down status and is set by the Lock-Down command. The lock-down status bit
cannot be cleared by software–only by device reset or power-down. See Table 25.
13.1.5
Lock During Erase Suspend
Block lock configurations can be performed during an erase suspend operation by using the
standard locking command sequences to unlock, lock, or lock-down a block. This feature is useful
when another block requires immediate updating.
To change block locking during an erase operation, first write the Erase Suspend command. After
checking SR[6] to determine the erase operation has suspended, write the desired lock command
sequence to a block; the lock status will be changed. After completing lock, unlock, read, or
program operations, resume the erase operation with the Erase Resume command (D0h).
If a block is locked or locked-down during a suspended erase of the same block, the locking status
bits change immediately. When the erase operation is resumed, it will complete normally.
Locking operations cannot occur during program suspend. Appendix A, “Write State Machine
States” on page 93 shows valid commands during erase suspend.
13.1.6
Status Register Error Checking
Using nested locking or program command sequences during erase suspend can introduce
ambiguity into Status Register results.
Because locking changes require 2-cycle command sequences, for example, 60h followed by 01h
to lock a block, following the Configuration Setup command (60h) with an invalid command
produces a command sequence error (SR[5:4]=11b). If a Lock Block command error occurs during
erase suspend, the device sets SR[4] and SR[5] to 1 even after the erase is resumed. When erase is
Table 25.
Write Protection Truth Table
VPP
WP#
RST#
Write Protection
XX
VIL
Device inaccessible
VIL
XVIH
Word program and block erase prohibited
XVIL
VIH
All lock-down blocks locked
XVIH
VIH
All lock-down blocks can be unlocked
相关PDF资料
PDF描述
PHC0683E1133-H IC SOCKET
PHP12NQ15T N-channel TrenchMOS transistor
PHB12NQ15T N-channel TrenchMOS transistor
PHD12NQ15T N-channel TrenchMOS transistor
PHP15N06E PowerMOS transistor
相关代理商/技术参数
参数描述
PH28F160C3BD70A 制造商:Micron Technology Inc 功能描述:MM#865392FLASH 28F160C3BD 70 VF-PBGA46 C
PH28F256L18B85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F256L18B85A 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S
PH28F256L18T85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F320C3TD70A 制造商:Micron Technology Inc 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 2M x 16 70ns 48-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:MM#869664FLASH 28F320C3TD 70 VF-PBGA47 E