- 您现在的位置：买卖IC网 > PDF目录296802 > PH28F128W18BD60A (INTEL CORP) 8M X 16 FLASH 1.8V PROM, 60 ns, PBGA56 PDF资料下载
参数资料
| 型号： | PH28F128W18BD60A |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | 8M X 16 FLASH 1.8V PROM, 60 ns, PBGA56 |
| 封装： | 9 X 11 MM, 1 MM HEIGHT, LEAD FREE, VFBGA-56 |
| 文件页数： | 90/106页 |
| 文件大小： | 1496K |
| 代理商： | PH28F128W18BD60A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Intel
Wireless Flash Memory (W18)
07-Dec-2005
Intel Wireless Flash Memory (W18)
Datasheet
84
Order Number: 290701, Revision: 015
14.0
Set Read Configuration Register
The Set Read Configuration Register (RCR) command sets the burst order, frequency
configuration, burst length, and other parameters.
A two-bus cycle command sequence initiates this operation. The Read Configuration Register data
is placed on the lower 16 bits of the address bus (A[15:0]) during both bus cycles. The Set Read
Configuration Register command is written along with the configuration data (on the address bus).
This is followed by a second write that confirms the operation and again presents the Read
Configuration Register data on the address bus. The Read Configuration Register data is latched on
the rising edge of ADV#, CE#, or WE# (whichever occurs first). This command functions
independently of the applied VPP voltage. After executing this command, the device returns to
read-array mode. The Read Configuration Register’s contents can be examined by writing the Read
Table 27.
Read Configuration Register Summary
Re
a
d
M
o
d
e
Re
s
’d
First Access
Latency Count
W
A
IT
P
o
la
ri
ty
Da
ta
O
u
tp
u
t
Co
n
fi
g
W
A
IT
C
o
n
fig
Bu
rs
tS
e
q
C
loc
k
C
onf
ig
Re
s
’d
Re
s
’d
Bu
rs
tW
ra
p
Burst Length
RM
R
LC2
LC1
LC0
WT
DOC
WC
BS
CC
R
BW
BL2
BL1
BL0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Table 28.
Read Configuration Register Descriptions (Sheet 1 of 2)
Bit
Name
Description
1
Notes
15
RM
Read Mode
0 = Synchronous Burst Reads Enabled
1 = Asynchronous Reads Enabled (Default)
2
14
R
Reserved
5
13-11
LC[2:0]
First Access Latency
Count
001 = Reserved
010 = Code 2
011 = Code 3
100 = Code 4
101 = Code 5
111 = Reserved (Default)
6
10
WT
WAIT Signal Polarity
0 = WAIT signal is asserted low
1 = WAIT signal is asserted high (Default)
3
9
DOC
Data Output
Configuration
0 = Hold Data for One Clock
1 = Hold Data for Two Clock (Default)
6
8
WC
WAIT Configuration
0 = WAIT Asserted During Delay
1 = WAIT Asserted One Data Cycle before Delay (Default)
6
7
BS
Burst Sequence
1 = Linear Burst Order (Default)
6
CC
Clock
Configuration
0 = Burst Starts and Data Output on Falling Clock Edge
1 = Burst Starts and Data Output on Rising Clock Edge
(Default)
相关PDF资料 |
PDF描述 |
|---|---|
| PHC0683E1133-H | IC SOCKET |
| PHP12NQ15T | N-channel TrenchMOS transistor |
| PHB12NQ15T | N-channel TrenchMOS transistor |
| PHD12NQ15T | N-channel TrenchMOS transistor |
| PHP15N06E | PowerMOS transistor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PH28F160C3BD70A | 制造商:Micron Technology Inc 功能描述:MM#865392FLASH 28F160C3BD 70 VF-PBGA46 C |
| PH28F256L18B85 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| PH28F256L18B85A | 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S |
| PH28F256L18T85 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| PH28F320C3TD70A | 制造商:Micron Technology Inc 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 2M x 16 70ns 48-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:MM#869664FLASH 28F320C3TD 70 VF-PBGA47 E |
发布紧急采购，3分钟左右您将得到回复。