参数资料
型号: PH28F128W18BD60A
厂商: INTEL CORP
元件分类: PROM
英文描述: 8M X 16 FLASH 1.8V PROM, 60 ns, PBGA56
封装: 9 X 11 MM, 1 MM HEIGHT, LEAD FREE, VFBGA-56
文件页数: 86/106页
文件大小: 1496K
代理商: PH28F128W18BD60A
Intel
Wireless Flash Memory (W18)
07-Dec-2005
Intel Wireless Flash Memory (W18)
Datasheet
80
Order Number: 290701, Revision: 015
complete, possible errors during the erase cannot be detected from the Status Register because of
the previous locking command error. A similar situation occurs if a program operation error is
nested within an erase suspend.
13.1.7
WP# Lock-Down Control
The Write Protect signal, WP#, adds an additional layer of block security. WP# only affects blocks
that once had the Lock-Down command written to them. After the lock-down status bit is set for a
block, asserting WP# forces that block into the lock-down state [011] and prevents it from being
unlocked. After WP# is deasserted, the block’s state reverts to locked [111] and software
commands can then unlock the block (for erase or program operations) and subsequently re-lock it.
Only device reset or power-down can clear the lock-down status bit and render WP# ineffective.
13.2
Protection Register
The Intel Wireless Flash Memory includes a 128-bit Protection Register. This protection register is
used to increase system security and for identification purposes. The protection register value can
match the flash component to the system’s CPU or ASIC to prevent device substitution.
The lower 64 bits within the protection register are programmed by Intel with a unique number in
each flash device. The upper 64 OTP bits within the protection register are left for the customer to
program. Once programmed, the customer segment can be locked to prevent further programming.
Figure 32.
Locking Operations Flowchart
No
O
p
ti
onal
Start
Write 60h
Block Address
Write 90h
BBA + 02h
Read Block Lock
Status
Locking
Change?
Lock Change
Complete
Write 01,D0,2Fh
Block Address
Write FFh
Partition Address
Yes
Write
(Optional)
Read
(Optional)
Standby
(Optional)
Write
Lock
Setup
Lock,
Unlock, or
Lockdown
Confirm
Read ID
Plane
Block Lock
Status
Read
Array
Data = 60h
Addr = Block to lock/unlock/lock-down (BA)
Data = 01h (Lock block)
D0h (Unlock block)
2Fh (Lockdown block)
Addr = Block to lock/unlock/lock-down (BA)
Data = 90h
Addr = BBA + 02h
Block Lock status data
Addr = BBA + 02h
Confirm locking change on DQ[1:0].
(See Block Locking State Transitions Table
for valid combinations.)
Data = FFh
Addr = Any address in same partition
Bus
Operation
Command
Comments
LOCKING OPERATIONS PROCEDURE
相关PDF资料
PDF描述
PHC0683E1133-H IC SOCKET
PHP12NQ15T N-channel TrenchMOS transistor
PHB12NQ15T N-channel TrenchMOS transistor
PHD12NQ15T N-channel TrenchMOS transistor
PHP15N06E PowerMOS transistor
相关代理商/技术参数
参数描述
PH28F160C3BD70A 制造商:Micron Technology Inc 功能描述:MM#865392FLASH 28F160C3BD 70 VF-PBGA46 C
PH28F256L18B85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F256L18B85A 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S
PH28F256L18T85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F320C3TD70A 制造商:Micron Technology Inc 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 2M x 16 70ns 48-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:MM#869664FLASH 28F320C3TD 70 VF-PBGA47 E