
GT-96100A Advanced Communication Controller
Revision 1.0
283
12.4.3.1 Link Detection and Link Detection Bypass (ForceLinkPass)
Typically, the port continuously queries the PHY devices for their link status without CPU intervention.
The PHY addresses used for the link query are determined by the PHY_Address register and are programmable
for each port. The port alternately reads register 1 from the PHYs and updates the internal link bits according to
the value of bit 2 of register 1. In the case of “link down” (i.e. bit 2 is ‘0’), that port will enter link test fail state.
In this state, all of the port’s logic is reset. The port exits from link test fail state only when the “link is up” (i.e.
bit 2 of register 1 is read from the port’s PHY as ‘1’).
There is an option to disable the link detection mechanism by forcing the link state of a specific port. This is done
by setting Port_Configuration_Extend<FLP> bit.
12.5
Internal Control Registers
Table 285: Ethernet Unit Register Map
Description
Offset
Page Nu mbers
Ethernet PHY Address Register (EPAR)
0x080800
Ethernet SMI Register (ESMIR)
0x080810
Ethernet0
Ethernet0 Port Configuration Register (E0PCR)
0x084800
Ethernet0 Port Configuration Extend Register (E0PCXR)
0x084808
Ethernet0 Port Command Register (E0PCMR)
0x084810
Ethernet0 Port Status Register (E0PSR)
0x084818
Ethernet0 Serial Parameters Register (E0SPR)
0x084820
Ethernet0 Hash Table Pointer Register (E0HTPR)
0x084828
Ethernet0 Flow Control Source Address Low (E0FCSAL)
0x084830
Ethernet0 Flow Control Source Address High (E0FCSAH)
0x084838
Ethernet0 SDMA Configuration Register (E0SDCR)
0x084840
Ethernet0 SDMA Command Register (E0SDCMR)
0x084848
Ethernet0 Interrupt Cause Register (E1ICR)
0x084850
Ethernet0 Interrupt Mask Register (E0IMR)
0x084858
Ethernet0 IP Differentiated Services CodePoint to Priority0
low (E0DSCP2P0L)
0x84860
Ethernet0 IP Differentiated Services CodePoint to Priority0
high (E0DSCP2P0H)
0x84864