
GT-96100A Advanced Communication Controller
Revision 1.0
31
Req1*/
PARB1_GNT1
O
PCI_1 Bus
Request
If the internal arbiter for PCI_1 is disabled, this signal is
asserted by the GT-96100A to indicate to the PCI_1 bus arbiter
that it requires use of the PCI_1 bus.
PCI_1 arbiter
output grant 1
If the internal arbiter for PCI_1 is enabled, this pin functions as
the PCI_1 arbiter’s grant 1 output signal.
Gnt1*/
PARB1_REQ1
I
PCI_1 Bus
Grant
If the internal arbiter for PCI_1 is disabled, this signal is
asserted by the external PCI_1 bus arbiter to Indicate that
access to the PCI_1 bus is granted to the GT-96100A.
PCI_1 arbiter
input request 1
If the internal arbiter for PCI_1 is enabled, this pin functions as
the PCI_1 arbiter’s request 1 input signal.
PErr1*
I/O
STS
PCI_1 Parity
Error
Asserted when a data parity error is detected. This pin features
a sustained tristate output.
SErr1*
OD
PCI_1 System
Error
Asserted when a serious system error (not necessarily a PCI_1
error) is detected. SErr1* behavior in the GT-96100A is pro-
grammable (refer to PCI section for details).
This pin features an open-drain output.
PCI Bus 1 Total: 49
Table 8:
SDRAM and Devices Pin Assignments
Pin Name
Type
Full Name
Description
DWr*
O
SDRAM Write
Asserted low when the GT-96100A performs a write transaction
to the SDRAM.
DAdr[2:0]/
BAdr[2:0]
OSDRAM
Address [2:0]
When accessing a SDRAM bank, these pins function as
SDRAM address bits [2:0].
In write and read accesses from devices these pins function as
456 for more information on how to connect these address bits
to various devices.
Burst Address
[2:0]
SoR
NOTE: Sampled on RESET to configure the GT-96100A prior to boot-up. See
DAdr[10:3]/
Wr[7:0]*
OSDRAM
Address [10:3]
When accessing a SDRAM bank, these pins function as
SDRAM address bits.
In write and accesses to devices these pins function as byte
these address bits to various devices.
Byte Write
[7:0]
SoR
NOTE: Sampled on RESET to configure the GT-96100A prior to boot-up. See
Table 7:
PCI Bus 1 Pin Assignments (Continued)
Pin Name
Type
Full Name
Description