
GT-96100A Advanced Communication Controller
Revision 1.0
119
5.7.3
AccToNext
AccToNext defines the number of cycles in a read access from the cycle that the first data is latched to the cycle
to the next data is latched (in burst accesses). This parameter can also be thought of as the delay between the ris-
ing edge of TClk which data is latched to the rising edge of TClk where the next data is latched in a burst cycle.
5.7.4
ALEtoWr
There are eight byte write signals, Wr[7:0]*. ALEtoWr can also be thought of as the delay between the rising
edge of TClk which drives ALE LOW to the assertion of Wr*, or for the first write pulse.
NOTE: The Wr[7:0]* signals are asserted and de-asserted off of the FALLING edge of TClk.
5.7.5
WrActive
WrActive is the number of TClks that Wr* are active (asserted). This parameter is measured from the first rising
edge of TClk where Wr* is asserted LOW to the last rising edge of TClk where Wr* is LOW for that particular
write pulse.
The Wr[7:0]* signals are asserted and de-asserted off of the FALLING edge of TClk.
5.7.6
WrHigh
WrHigh is the number of TClks that Wr* is inactive between burst writes. This parameter is measured from the
first rising edge of TClk where Wr* is de-asserted HIGH to the last rising edge of TClk where Wr* is HIGH.
On the next rising edge of TClk, Wr* is asserted LOW for the next write pulse.
NOTE: The Wr[7:0]* signals are asserted and de-asserted off of the FALLING edge of TClk. The previous data
remains on the AD bus during WrHigh.
5.7.7
Device Bank Width and Location
Bit 21:20 of the Device Bank[3:0] Parameter registers (0x45c-0x46c), DevWidth, specifies whether the data
width of the particular device bank is 8, 16, 32 (default except for BootCS*), or 64 bits. If the bank is set for 8-,
16-, or 32-bit operation, it can either reside on the even half (31:0) or odd half (63:32) by setting bit 23, DevLoc.
Selecting the even or the odd half allows for load balancing.
In case of a 64-bit device, DevLoc has no meaning.