- 您现在的位置：买卖IC网 > PDF目录48099 > YF80528KC017512 (INTEL CORP) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | YF80528KC017512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | MICRO, PGA-603 |
| 文件页数： | 101/116页 |
| 文件大小： | 2277K |
| 代理商： | YF80528KC017512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页当前第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
Intel XeonTM Processor MP
Datasheet
85
SM_DAT
I/O
The SM_DAT (SMBus Data) signal is the data signal for the SMBus. This signal provides
the single-bit mechanism for transferring data between SMBus devices.The processor
includes a 10k
pull-up resistor to SM_V
CC for this signal.
SM_EP_A[2:0]
I
The SM_EP_A (EEPROM Select Address) pins are decoded on the SMBus in conjunction
with the upper address bits in order to maintain unique addresses on the SMBus in a system
with multiple Intel Xeon processors. To set an SM_EP_A line high, a pull-up resistor should
be used that is no larger than 1 k
. The processor includes a 10k pull-down resistor to V
SS
foreachofthese signals.
For more information on the usage of these pins, see Section 7.4.8.
SM_TS_A[1:0]
I
The SM_TS_A (Thermal Sensor Select Address) pins are decoded on the SMBus in
conjunction with the upper address bits in order to maintain unique addresses on the SMBus
in a system with multiple Intel Xeon processors.
The device’s addressing, as implemented, includes a Hi-Z state for both address pins. The
use of the Hi-Z state is achieved by leaving the input floating (unconnected).
For more information on the usage of these pins, see Section 7.4.8.
SM_VCC
I
Provides power to the SMBus components on the Intel Xeon processor. In addition, this
supply must be present for future processors utilizing the 603-pin socket.
SM_WP
I
WP (Write Protect) can be used to write protect the Scratch EEPROM. The Scratch
EEPROM is write-protected when this input is pulled high to SM_VCC.The processor
includes a 10k
pull-down resistor to V
SS for this signal.
SMI#
I
SMI# (System Management Interrupt) is asserted asynchronously by system logic. On
accepting a System Management Interrupt, processors save the current state and enter
System Management Mode (SMM). An SMI Acknowledge transaction is issued, and the
processor begins program execution from the SMM handler.
If SMI# is asserted during the deassertion of RESET# the processor will tri-state its outputs.
STPCLK#
I
STPCLK# (Stop Clock), when asserted, causes processors to enter a low power Stop-Grant
state. The processor issues a Stop-Grant Acknowledge transaction, and stops providing
internal clock signals to all processor core units except the system bus and APIC units. The
processor continues to snoop bus transactions and service interrupts while in Stop-Grant
state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and
resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is
an asynchronous input.
TCK
I
TCK (Test Clock) provides the clock input for the processor Test Bus (also known as the
Test Access Port).
TDI
I
TDI (Test Data In) transfers serial test data into the processor. TDI provides the serial input
needed for JTAG specification support.
TDO
O
TDO (Test Data Out) transfers serial test data out of the processor. TDO provides the serial
output needed for JTAG specification support.
TESTHI[6:0]
I
For each processor, all TESTHI inputs must be connected to VCC through a 1K -10K
resistor for proper processor operation. TESTHI[3:0] and TESTHI[6:5] may all be tied
together at each processor and pulled up to VCC with asingle1K 4.7 K resistor if
desired. However, boundary scan test will not function if these pins are tied together.
TESTHI4 must always be pulled up independently from the other TESTHI pins. The
TESTHI pins must not be connected between system bus agents.
Table 33. Signal Definitions (Page 7 of 8)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| YF80528KC025011 | 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA603 |
| YF80528KC021512 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0211M | 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0412M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YFA014C049ZA | 制造商:Panasonic Industrial Company 功能描述:CHASSIS |
| YFA054C022ZA | 制造商:Panasonic Industrial Company 功能描述:COVER |
| YFAW025 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-02 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-03 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
发布紧急采购，3分钟左右您将得到回复。