- 您现在的位置：买卖IC网 > PDF目录48099 > YF80528KC017512 (INTEL CORP) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | YF80528KC017512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | MICRO, PGA-603 |
| 文件页数： | 97/116页 |
| 文件大小： | 2277K |
| 代理商： | YF80528KC017512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页当前第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
Intel XeonTM Processor MP
Datasheet
81
BR0#
BR[1:3]#
I/O
I
BR[3:0]# (Bus Request) drive the BREQ[3:0]# signals in the system. The BREQ[3:0]#
signals are interconnected in a rotating manner to individual processor pins. The tables
below give the rotating interconnect between the processor and bus signals for 2-way and 4-
way systems.
During power-on configuration, the central agent must assert the BREQ0# bus signal. All
symmetric agents sample their BR[3:0]# pins on the active-to-inactive transition of
RESET#. The pin which the agent samples asserted determines it’s agent ID.
These signals do not have on-die termination and must be terminated at the end agent.
COMP[1:0]
I
COMP[1:0] must be terminated to VSS on the system board using precision resistors. These
inputs configure the AGTL+ drivers of the processor. Refer to the appropriate platform
design guidelines and Table 12 for implementation details.
D[63:0]#
I/O
D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path between the
processor system bus agents, and must connect the appropriate pins on all such agents. The
data driver asserts DRDY# to indicate a valid data transfer.
D[63:0]# are quad-pumped signals, and will thus be driven four times in a common clock
period. D[63:0]# are latched off the falling edge of both DSTBP[3:0]# and DSTBN[3:0]#.
Each groupof16datasignals correspondtoapair of oneDSTBP#and one DSTBN#. The
following table shows the grouping of data signals to strobes and DBI#.
Furthermore, the DBI# pins determine the polarity of the data signals. Each group of 16 data
signals corresponds to one DBI# signal. When the DBI# signal is active, the corresponding
data group is inverted and therefore sampled active high.
Table 33. Signal Definitions (Page 3 of 8)
Name
Type
Description
BR[3:0]# Signals Rotating Interconnect, 4-way system (Intel Xeon processor MP
processors only)
Bus Signal
Agent 0 Pins
Agent 1 Pins
Agent 2 pins
Agent 3 pins
BREQ0#
BR0#
BR3#
BR2#
BR1#
BREQ1#
BR1#
BR0#
BR3#
BR2#
BREQ2#
BR2#
BR1#
BR0#
BR3#
BREQ3#
BR3#
BR2#
BR1#
BR0#
Data Group
DSTBN/DSTBP
DBI#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
相关PDF资料 |
PDF描述 |
|---|---|
| YF80528KC025011 | 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA603 |
| YF80528KC021512 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0211M | 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0412M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YFA014C049ZA | 制造商:Panasonic Industrial Company 功能描述:CHASSIS |
| YFA054C022ZA | 制造商:Panasonic Industrial Company 功能描述:COVER |
| YFAW025 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-02 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-03 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
发布紧急采购，3分钟左右您将得到回复。