- 您现在的位置：买卖IC网 > PDF目录48099 > YF80528KC017512 (INTEL CORP) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | YF80528KC017512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | MICRO, PGA-603 |
| 文件页数： | 32/116页 |
| 文件大小： | 2277K |
| 代理商： | YF80528KC017512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
Intel XeonTM Processor MP
22
Datasheet
NOTES:
1. Refer to Section 5.2 for signal descriptions.
2. These AGTL+ signals are not terminated by the processor. Refer to the ITP700 Debug Port Design Guide and the
platform design guidelines for termination recommendations.They must be terminated at the end agents by the platform.
3. These signal groups are not terminated by the processor. Refer to Section 2.6,the ITP700 Debug Port Design Guide,
and the platform design guidelines for termination recommendations.
4. This signal group is not terminated by the processor. Refer to Section 2.6 and the platform design guidelines for
termination recommendations.
5. The value on these pins during the active-to-inactive edge of RESET# determines the multiplier that the Phase Lock
Loop (PLL) will use for the internal core clock.
6. The value of these pins during the active-to-inactive edge of RESET# determine processor configuration options. See
Section 7.1 for details.
7. These signals may be driven simultaneously by multiple agents (wired-OR).
8. These signals are not terminated by the processor’s on-die termination. However, some signals in this group include
termination on the processor interposer. See Section 7.4 for details.
Table 4.
System Bus Signal Groups
Signal Group
Type
Signals
1
AGTL+ Common Clock Input
Synchronous to BCLK[1:0]
BPRI#, BR[3:1]#2, DEFER#, RESET#2, RS[2:0]#,
RSP#, TRDY#
AGTL+ Common Clock I/O
Synchronous to BCLK[1:0]
ADS#, AP[1:0]#, BINIT#7,BNR#7, BPM[5:0]#2,
BR0#2, DBSY#, DP[3:0]#, DRDY#, HIT#7,
HITM#7,LOCK#,MCERR#7
AGTL+ Source Synchronous I/O
Synchronous to assoc. strobe
AGTL+ Strobes
Synchronous to BCLK[1:0]
ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#
Asynchronous GTL+ Input
3
Asynchronous
A20M#
5, IGNNE#5,INIT#6,LINT0/INTR5,
LINT1/NMI
5, PWRGOOD, SMI#6,SLP#,
STPCLK#
Asynchronous GTL+ Output
4
Asynchronous
FERR#, IERR#, THERMTRIP#, PROCHOT#
System Bus Clock
Clock
BCLK1, BCLK0
TAP Input
3
Synchronous to TCK
TCK, TDI, TMS, TRST#
TAP Output
3
Synchronous to TCK
TDO
SMBus Interface
8
Synchronous to SM_CLK
SM_EP_A[2:0], SM_TS_A[1:0], SM_DAT,
SM_CLK, SM_ALERT#, SM_WP
Power/Other
COMP[1:0], GTLREF, OTDEN, Reserved,
SKTOCC#, TESTHI[6:0],VID[4:0], V
CC,
SM_VCC, V
CCA,VSSA,VCCIOPLL,VSS,VCCSENSE,
V
SSSENSE
Signals
Associated Strobe
REQ[4:0]#,A[16:3]#
6
ADSTB0#
A[35:17]#
6
ADSTB1#
D[15:0]#, DBI0#
DSTBP0#, DSTBN0#
D[31:16]#, DBI1#
DSTBP1#, DSTBN1#
D[47:32]#, DBI2#
DSTBP2#, DSTBN2#
D[63:48]#, DBI3#
DSTBP3#, DSTBN3#
相关PDF资料 |
PDF描述 |
|---|---|
| YF80528KC025011 | 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA603 |
| YF80528KC021512 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0211M | 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0412M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YFA014C049ZA | 制造商:Panasonic Industrial Company 功能描述:CHASSIS |
| YFA054C022ZA | 制造商:Panasonic Industrial Company 功能描述:COVER |
| YFAW025 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-02 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-03 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
发布紧急采购，3分钟左右您将得到回复。