- 您现在的位置：买卖IC网 > PDF目录48099 > YF80528KC017512 (INTEL CORP) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | YF80528KC017512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | MICRO, PGA-603 |
| 文件页数： | 25/116页 |
| 文件大小： | 2277K |
| 代理商： | YF80528KC017512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
Intel XeonTM Processor MP
16
Datasheet
Care must be taken in the board design to ensure that the voltage provided to the processor remains
within the specifications listed in Table 6. Failure to do so can result in timing violations or reduced
lifetime of the component. For further information and guidelines, refer to the appropriate platform
design guidelines.
2.3.1
VCC Decoupling
Regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR)
and maintain a low interconnect resistance from the regulator (or voltage regulator pins) to the 603-
pin socket. Bulk decoupling may be provided on the voltage regulation module (VRM) to meet the
needs of large current swings. The power delivery path must be capable of delivering enough
current while maintaining the required tolerances (defined in Table 6). For further information
regarding power delivery, decoupling, and layout guidelines, refer to the appropriate platform
design guidelines.
2.3.2
System Bus AGTL+ Decoupling
The processor integrates a portion of the required high frequency decoupling capacitance on the
processor package. However, additional high frequency capacitance must be added to the system
board to properly decouple the return currents from the system bus. Bulk decoupling must also be
provided by the system board for proper AGTL+ bus operation. Decoupling guidelines are
described in the appropriate platform design guidelines.
2.4
System Bus Clock (BCLK[1:0]) and Processor Clocking
BCLK[1:0] directly controls the system bus interface speed as well as the core frequency of the
processor. As in previous generation processors, the Intel Xeon processor MP core frequency is a
multiple of the BCLK[1:0] frequency. The processor bus ratio multiplier will have a maximum
ratio set during manufacturing. Platforms will use the ratio-setting pins, as in previous generation
Pentium III Xeon processors, to configure the processor to run at its maximum ratio, or lower. This
feature is provided to ensure that multiprocessing systems, which typically are not fully populated
with processors at time of purchase, may be upgraded at a later date and have all processors run at
the same core frequency.
Clock multiplying within the processor is provided by the internal PLL, which requires a constant
frequency BCLK[1:0] input with exceptions for spread spectrum clocking. Processor DC and AC
specifications must be met while also meeting signal integrity requirements as outlined in Chapter
3.0. Unlike previous processors, Intel Xeon processors utilize differential clocks. Details regarding
BCLK[1:0] driver specifications are provided in the CK00 Clock Synthesizer/Driver Design
Guidelines document.
The BCLK[1:0] inputs directly control the operating speed of the system bus interface. The
processor core frequency must be configured during Reset by using the A20M#, IGNNE#,
LINT[1]/NMI, and LINT[0]/INTR pins (see Table 2). The value on these pins during Reset
determines the multiplier that the Phase Lock Loop (PLL) will use for the internal core clock.
Production units of the processor are limited to their maximum bus-to-core ratio and only the
maximum or lower ratios are supported. If a ratio higher than the maximum is chosen, the
processor will default to the maximum ratio. The maximum ratio for each processor is equal to the
core frequency divided by the bus frequency marked on the processor.
相关PDF资料 |
PDF描述 |
|---|---|
| YF80528KC025011 | 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA603 |
| YF80528KC021512 | 32-BIT, 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0211M | 1500 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0412M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| YF80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YFA014C049ZA | 制造商:Panasonic Industrial Company 功能描述:CHASSIS |
| YFA054C022ZA | 制造商:Panasonic Industrial Company 功能描述:COVER |
| YFAW025 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-02 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-03 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
发布紧急采购，3分钟左右您将得到回复。