![](http://datasheet.mmic.net.cn/90000/MC68330FC16_datasheet_3506366/MC68330FC16_2.png)
MOTOROLA
MC68330 USER’S MANUAL
iii
TABLE OF CONTENTS
Paragraph
Page
Number
Title
Number
Section 1
Device Overview
1.1
Central Processor Unit ....................................................................................1-2
1.2
System Integration Module.............................................................................1-2
1.2.1
System Configuration and Protection Submodule.....................................1-2
1.2.2
Clock Synthesizer.............................................................................................1-3
1.2.3
Chip Selects ......................................................................................................1-3
1.2.4
External Bus Interface......................................................................................1-3
Section 2
Signal Descriptions
2.1
Signal Index.......................................................................................................2-1
2.2
Address Bus.......................................................................................................2-1
2.2.1
Address Bus (A23—A0)...................................................................................2-1
2.2.2
Address Bus (A31—A24) ................................................................................2-1
2.3
Data Bus (D15—D0) ........................................................................................2-4
2.4
Function Codes (FC3—FC0)......................................................................... 2-4
2.5
Chip Selects (
CS3—CS0)............................................................................... 2-4
2.6
Interrupt Request Level (
IRQ7, IRQ6, IRQ5, IRQ3) ................................ 2-5
2.7
Bus Control Signals .........................................................................................2-5
2.7.1
Data and Size Acknowledge (
DSACK1, DSACK0).................................. 2-5
2.7.2
Autovector (
AVEC)............................................................................................2-5
2.7.3
Address Strobe (
AS)........................................................................................2-5
2.7.4
Data Strobe (
DS)...............................................................................................2-5
2.7.5
Transfer Size (SIZ1, SIZ0) ..............................................................................2-6
2.7.6
Read/Write (R/
W)...............................................................................................2-6
2.8
Bus Arbitration Signals....................................................................................2-6
2.8.1
Bus Request (
BR)..............................................................................................2-6
2.8.2
Bus Grant (
BG)...................................................................................................2-6
2.8.3
Bus Grant Acknowledge (
BGACK).................................................................2-6
2.8.4
Read-Modify-Write Cycle (
RMC).....................................................................2-6
2.8.5
Byte Write Enable (
UWE, LWE)......................................................................2-7
2.9
Exception Control Signals ..............................................................................2-7
2.9.1
Reset (
RESET)...................................................................................................2-7
2.9.2
Halt (
HALT)........................................................................................................2-7
2.9.3
Bus Error (
BERR)...............................................................................................2-7
2.10
Clock Signals ....................................................................................................2-7