- 您现在的位置：买卖IC网 > PDF目录67965 > MC68330FC16 (MOTOROLA INC) 32-BIT, 16.78 MHz, MICROPROCESSOR, PQFP132 PDF资料下载
参数资料
| 型号： | MC68330FC16 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16.78 MHz, MICROPROCESSOR, PQFP132 |
| 封装： | PLASTIC, QFP-132 |
| 文件页数： | 225/261页 |
| 文件大小： | 1153K |
| 代理商： | MC68330FC16 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页当前第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页
3- 38
MC68330 USER’S MANUAL
MOTOROLA
When a double bus fault occurs, the MC68330 halts and drives the
HALT line low. Only a
reset operation can restart a halted MC68330. However, bus arbitration can still occur
(refer to 3.6 Bus Arbitration). A second bus error or address error that occurs after
exception processing has completed (during the execution of the exception handler
routine, or later) does not cause a double bus fault. A bus cycle that is retried does not
constitute a bus error or contribute to a double bus fault. The MC68330 continues to retry
the same bus cycle as long as the external hardware requests it.
Reset can also be generated internally by the halt monitor (see Section 5 CPU32).
3.6 BUS ARBITRATION
The bus design of the MC68330 provides for a single bus master at any one time, either
the MC68330 or an external device. One or more of the external devices on the bus can
have the capability of becoming bus master for the external bus, but not the MC68330
internal bus. Bus arbitration is the protocol by which an external device becomes bus
master; the bus controller in the MC68330 manages the bus arbitration signals so that the
MC68330 has the lowest priority. External devices that need to obtain the bus must assert
the bus arbitration signals in the sequences described in the following paragraphs.
Systems that include several devices that can become bus master require external
circuitry to assign priorities to the devices, so that when two or more external devices
attempt to become bus master at the same time, the one having the highest priority
becomes bus master first. The sequence of the protocol is as follows:
1. An external device asserts
BR.
2. The MC68330 asserts
BG to indicate that the bus is available.
3. The external device asserts
BGACK to indicate that it has assumed bus mastership.
BR may be issued any time during a bus cycle or between cycles. BG is asserted in
response to
BR. To guarantee operand coherency, BG is only asserted at the end of an
operand transfer. Additionally,
BG is not asserted until the end of a read-modify-write
operation (when
RMC is negated) in response to a BR signal. When the requesting device
receives
BG and more than one external device can be bus master, the requesting device
should begin whatever arbitration is required. When it assumes bus mastership, the
external device asserts
BGACK and maintains BGACK during the entire bus cycle (or
cycles) for which it is bus master. The following conditions must be met for an external
device to assume mastership of the bus through the normal bus arbitration procedure: 1) It
must have received
BG through the arbitration process, and 2) BGACK must be inactive,
indicating that no other bus master has claimed ownership of the bus.
Figure 3-22 is a flowchart showing the detail involved in bus arbitration for a single device.
This technique allows processing of bus requests during data transfer cycles. Refer to
Figures 3-23 and 3-24 for the bus arbitration timing diagram.
BR is negated at the time that BGACK is asserted. This type of operation applies to a
system consisting of the MC68330 and one device capable of bus mastership. In a system
having a number of devices capable of bus mastership,
BR from each device can be wire-
ORed to the MC68330. In such a system, more than one bus request could be asserted
simultaneously.
BG is negated a few clock cycles after the transition of BGACK. However,
相关PDF资料 |
PDF描述 |
|---|---|
| MC68332AMPV16 | 32-BIT, 16.78 MHz, MICROCONTROLLER, PQFP144 |
| MC68332GMPV20 | 32-BIT, 20.97 MHz, MICROCONTROLLER, PQFP144 |
| MC68332AVPV16 | 32-BIT, 16.78 MHz, MICROCONTROLLER, PQFP144 |
| MC68332GMPV16 | 32-BIT, 16.78 MHz, MICROCONTROLLER, PQFP144 |
| SPAKMC332GMPV20 | 32-BIT, 20.97 MHz, MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68330FE16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated CPU32 Processor |
| MC68330FE16V | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated CPU32 Processor |
| MC68330FE25 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated CPU32 Processor |
| MC68330FE8V | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated CPU32 Processor |
| MC68330FG16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated CPU32 Processor |
发布紧急采购，3分钟左右您将得到回复。