- 您现在的位置：买卖IC网 > PDF目录299522 > MT45W2MW16BBB-856WT 2M X 16 PSEUDO STATIC RAM, 85 ns, PBGA54 PDF资料下载
参数资料
| 型号： | MT45W2MW16BBB-856WT |
| 元件分类： | SRAM |
| 英文描述： | 2M X 16 PSEUDO STATIC RAM, 85 ns, PBGA54 |
| 封装： | 6 X 8 MM, 1 MM HEIGHT, 0.75 MM PITCH, LEAD FREE, VFBGA-54 |
| 文件页数： | 21/56页 |
| 文件大小： | 709K |
| 代理商： | MT45W2MW16BBB-856WT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
4 MEG x 16, 2 MEG x 16
ASYNC/PAGE/BURST CellularRAM MEMORY
09005aef80be1fbd pdf/09005aef80be2036 zip
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Burst CellularRAM_2.fm - Rev. D 9/04 EN
28
2003 Micron Technology, Inc. All rights reserved.
NOTE:
1. All tests are performed with the outputs configured for full drive strength (BCR[5] = 0).
2. Page-mode enabled only.
3. High-Z to Low-Z timings are tested with the circuit shown in Figure 23 on page 27. The Low-Z timings measure a 100mV
transition away from the High-Z (VCCQ/2) level toward either VOH or VOL.
4. Low-Z to High-Z timings are tested with the circuit shown in Figure 23 on page 27. The High-Z timings measure a 100mV
transition from either VOH or VOL toward VCCQ/2.
Table 14:
Asynchronous READ Cycle Timing Requirements
PARAMETER1
SYMBOL
-70x
-856
UNITS NOTES
MIN
MAX
MIN
MAX
Address Access Time
tAA
70
85
ns
ADV# Access Time
tAADV
70
85
ns
Page Access Time
tAPA
20
25
ns
Address Hold from ADV# HIGH
tAVH
55
ns
Address Setup to ADV# HIGH
tAVS
10
ns
LB#/UB# Access Time
tBA
70
85
ns
LB#/UB# Disable to DQ High-Z Output
tBHZ
88
ns
4
LB#/UB# Enable to Low-Z Output
tBLZ
10
ns
3
Maximum CE# Pulse Width
tCEM
88
s
2
CE# LOW to WAIT Valid
tCEW
17.517.5
ns
Chip Select Access Time
tCO
70
85
ns
CE# LOW to ADV# HIGH
tCVS
10
ns
Chip Disable to DQ and WAIT High-Z Output
tHZ
88
ns
4
Chip Enable to Low-Z Output
tLZ
10
ns
3
Output Enable to Valid Output
tOE
20
ns
Output Hold from Address Change
tOH
55
ns
Output Disable to DQ High-Z Output
tOHZ
88
ns
4
Output Enable to Low-Z Output
tOLZ
55
ns
3
Page Cycle Time
tPC
20
25
ns
READ Cycle Time
tRC
70
85
ns
ADV# Pulse Width LOW
tVP
10
ns
ADV# Pulse Width HIGH
tVPH
10
ns
相关PDF资料 |
PDF描述 |
|---|---|
| MT46H32M32LGCM-5IT:A | 32M X 32 DDR DRAM, 5 ns, PBGA90 |
| MT46HC32M16LFCX-75:B | 32M X 16 DDR DRAM, 7.5 ns, PBGA90 |
| MT46HC32M16LGCM-54IT:B | 32M X 16 DDR DRAM, 5.4 ns, PBGA90 |
| MT47H32M16BT-37VL:A | 32M X 16 DDR DRAM, 0.5 ns, PBGA92 |
| MT47H64M16HQ-3IT:G | 64M X 16 DDR DRAM, 0.4 ns, PBGA60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT45W2MW16BFB-601 WT | 制造商:Micron Technology Inc 功能描述: |
| MT45W2MW16BFB-701 WT | 制造商:Micron Technology Inc 功能描述: |
| MT45W2MW16BFB-706 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 70NS 54VFBGA - Trays |
| MT45W2MW16BFB-708 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 70NS - Trays |
| MT45W2MW16BFB-856 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 85NS 54VFBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。