- 您现在的位置：买卖IC网 > PDF目录299522 > MT45W2MW16BBB-856WT 2M X 16 PSEUDO STATIC RAM, 85 ns, PBGA54 PDF资料下载
参数资料
| 型号： | MT45W2MW16BBB-856WT |
| 元件分类： | SRAM |
| 英文描述： | 2M X 16 PSEUDO STATIC RAM, 85 ns, PBGA54 |
| 封装： | 6 X 8 MM, 1 MM HEIGHT, 0.75 MM PITCH, LEAD FREE, VFBGA-54 |
| 文件页数： | 44/56页 |
| 文件大小： | 709K |
| 代理商： | MT45W2MW16BBB-856WT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
4 MEG x 16, 2 MEG x 16
ASYNC/PAGE/BURST CellularRAM MEMORY
09005aef80be1fbd pdf/09005aef80be2036 zip
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Burst CellularRAM_2.fm - Rev. D 9/04 EN
49
2003 Micron Technology, Inc. All rights reserved.
Figure 41: Asynchronous WRITE Followed By Burst READ—ADV# LOW
NOTE:
1. Non-default BCR settings for asynchronous WRITE followed by burst READ—ADV# LOW: Latency code two (three
clocks); WAIT active LOW; WAIT asserted during delay.
2. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every tCEM. A refresh
opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than
15ns. Note that CellularRAM Workgroup 1.0 specification requires CE# to be clocked HIGH to terminate the burst.
3. Clock rates below 50 MHz (tCLK > 20ns) are allowed as long as tCSP specifications are met.
tCLK
tSP
tHD
VALID
ADDRESS
tCSP
tKOH
tACLK
VALID
OUTPUT
High-Z
VALID ADDRESS
tCKA
A[21:0]
VIH
VIL
ADV#
VIH
VIL
OE#
VIH
VIL
WE#
VIH
VIL
WAIT
DQ[15:0]
IN/OUT
VOH
VOL
CLK
VIH
VIL
VIH
VIL
VOH
VOL
CE#
VIH
VIL
LB#/UB#
VIH
VIL
tCW
tWPH
tWP
tWC
tDH
tDW
DATA
High-Z
tHD
tSP
tSP tHD
tWC
tBW
tWHZ
tAW
tWR
tSP
tHD
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
UNDEFINED
DON’T CARE
tBOE
tOHZ
tCEW
tCBPH
2
High-Z
tABA
Table 37:
Asynchronous WRITE Timing Parameters—ADV# LOW
SYMBOL
-70x
-856
UNITS
SYMBOL
-70x
-856
UNITS
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
tAW
70
85
ns
tWC
70
85
ns
tBW
70
85
ns
tWHZ
88
ns
tCKA
70
85
ns
tWP
46
55
ns
tCW
70
85
ns
tWPH
10
ns
tDH
00
ns
tWR
0
ns
tDW
23
ns
Table 38:
Burst READ Timing Parameters
SYMBOL
-701
-708
-706/-856
UNITS
SYMBOL
-701
-708
-706/-856
UNITS
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
tABA
35
46.5
56
ns
tCSP
420
4.5
20520
ns
tACLK
79
11
ns
tHD
2
ns
tBOE
20
ns
tKOH
2
ns
tCBPH
55
5
ns
tOHZ
88
8
ns
tCEW
1
7.5
1
7.5
1
7.5
ns
tSP
33
3
ns
tCLK
9.62
20
12.5
20
15
20
ns
相关PDF资料 |
PDF描述 |
|---|---|
| MT46H32M32LGCM-5IT:A | 32M X 32 DDR DRAM, 5 ns, PBGA90 |
| MT46HC32M16LFCX-75:B | 32M X 16 DDR DRAM, 7.5 ns, PBGA90 |
| MT46HC32M16LGCM-54IT:B | 32M X 16 DDR DRAM, 5.4 ns, PBGA90 |
| MT47H32M16BT-37VL:A | 32M X 16 DDR DRAM, 0.5 ns, PBGA92 |
| MT47H64M16HQ-3IT:G | 64M X 16 DDR DRAM, 0.4 ns, PBGA60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT45W2MW16BFB-601 WT | 制造商:Micron Technology Inc 功能描述: |
| MT45W2MW16BFB-701 WT | 制造商:Micron Technology Inc 功能描述: |
| MT45W2MW16BFB-706 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 70NS 54VFBGA - Trays |
| MT45W2MW16BFB-708 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 70NS - Trays |
| MT45W2MW16BFB-856 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 85NS 54VFBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。