- 您现在的位置：买卖IC网 > PDF目录299522 > MT45W2MW16BBB-856WT 2M X 16 PSEUDO STATIC RAM, 85 ns, PBGA54 PDF资料下载
参数资料
| 型号： | MT45W2MW16BBB-856WT |
| 元件分类： | SRAM |
| 英文描述： | 2M X 16 PSEUDO STATIC RAM, 85 ns, PBGA54 |
| 封装： | 6 X 8 MM, 1 MM HEIGHT, 0.75 MM PITCH, LEAD FREE, VFBGA-54 |
| 文件页数： | 24/56页 |
| 文件大小： | 709K |
| 代理商： | MT45W2MW16BBB-856WT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
4 MEG x 16, 2 MEG x 16
ASYNC/PAGE/BURST CellularRAM MEMORY
09005aef80be1fbd pdf/09005aef80be2036 zip
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Burst CellularRAM_2.fm - Rev. D 9/04 EN
30
2003 Micron Technology, Inc. All rights reserved.
NOTE:
1. High-Z to Low-Z timings are tested with the circuit shown in Figure 23 on page 27. The Low-Z timings measure a 100mV
transition away from the High-Z (VCCQ/2) level toward either VOH or VOL.
2. Low-Z to High-Z timings are tested with the circuit shown in Figure 23 on page 27. The High-Z timings measure a 100mV
transition from either VOH or VOL toward VCCQ/2.
3. WE# LOW time must be limited to tCEM (8s).
Table 16:
Asynchronous WRITE Cycle Timing Requirements
PARAMETER
SYMBOL
-70x
-856
UNITS
NOTES
MIN
MAX
MIN
MAX
Address and ADV# LOW Setup Time
tAS
00
ns
Address Hold from ADV# Going HIGH
tAVH
55
ns
Address Setup to ADV# Going HIGH
tAVS
10
ns
Address Valid to End of WRITE
tAW
70
85
ns
LB#/UB# Select to End of WRITE
tBW
70
85
ns
CE# LOW to WAIT Valid
tCEW
17.517.5
ns
Async Address-to-Burst Transition Time
tCKA
70
85
ns
CE# HIGH between Subsequent Asynchronous Operations tCPH
55
ns
CE# LOW to ADV# HIGH
tCVS
10
ns
Chip Enable to End of WRITE
tCW
70
85
ns
Data Hold from WRITE Time
tDH
00
ns
Data WRITE Setup Time
tDW
23
ns
Chip Disable to WAIT High-Z Output
tHZ
88
ns
Chip Enable to Low-Z Output
tLZ
10
ns
1
End WRITE to Low-Z Output
tOW
55
ns
1
ADV# Pulse Width
tVP
10
ns
ADV# Pulse Width HIGH
tVPH
10
ns
ADV# Setup to End of WRITE
tVS
70
85
ns
WRITE Cycle Time
tWC
70
85
ns
WRITE to DQ High-Z Output
tWHZ
88
ns
2
WRITE Pulse Width
tWP
46
55
ns
3
WRITE Pulse Width HIGH
tWPH
10
ns
WRITE Recovery Time
tWR
00
ns
相关PDF资料 |
PDF描述 |
|---|---|
| MT46H32M32LGCM-5IT:A | 32M X 32 DDR DRAM, 5 ns, PBGA90 |
| MT46HC32M16LFCX-75:B | 32M X 16 DDR DRAM, 7.5 ns, PBGA90 |
| MT46HC32M16LGCM-54IT:B | 32M X 16 DDR DRAM, 5.4 ns, PBGA90 |
| MT47H32M16BT-37VL:A | 32M X 16 DDR DRAM, 0.5 ns, PBGA92 |
| MT47H64M16HQ-3IT:G | 64M X 16 DDR DRAM, 0.4 ns, PBGA60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT45W2MW16BFB-601 WT | 制造商:Micron Technology Inc 功能描述: |
| MT45W2MW16BFB-701 WT | 制造商:Micron Technology Inc 功能描述: |
| MT45W2MW16BFB-706 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 70NS 54VFBGA - Trays |
| MT45W2MW16BFB-708 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 70NS - Trays |
| MT45W2MW16BFB-856 WT | 制造商:Micron Technology Inc 功能描述:PSRAM ASYNC 1 32MBIT 2MX16 85NS 54VFBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。