![](http://datasheet.mmic.net.cn/120000/R5F21388SDFP_datasheet_3573603/R5F21388SDFP_380.png)
R8C/38T-A Group
18. Timer RE2
Under development Preliminary document
Specifications in this document are tentative and subject to change.
R01UH0241EJ0010 Rev.0.10
Page 349 of 730
Aug 05, 2011
18.2.17 Timer RE2 Interrupt Enable Register (TREIER) in Real-Time Clock Mode
Write to the TREIER register when the RUN bit in the TRECR register is 0 (count stops).
Address 0017Bh
Bit
b7b6
b5b4b3
b2b1b0
Symbol
After Reset
0
000
0000
After reset by
RTCRST bit in
TRECR register
0
000
0000
Bit
Symbol
Bit Name
Function
R/W
b0
SEIE025 Periodic interrupt triggered every
0.25 seconds enable bit
0: Periodic interrupt triggered every 0.25 seconds
disabled
1: Periodic interrupt triggered every 0.25 seconds
enabled
R/W
b1
SEIE05
Periodic interrupt triggered every
0.5 seconds enable bit
0: Periodic interrupt triggered every 0.5 seconds
disabled
1: Periodic interrupt triggered every 0.5 seconds
enabled
R/W
b2
SEIE
Periodic interrupt triggered every
second enable bit
0: Periodic interrupt triggered every second disabled
1: Periodic interrupt triggered every second enabled
R/W
b3
MNIE
Periodic interrupt triggered every
minute enable bit
0: Periodic interrupt triggered every minute disabled
1: Periodic interrupt triggered every minute enabled
R/W
b4
HRIE
Periodic interrupt triggered every
hour enable bit
0: Periodic interrupt triggered every hour disabled
1: Periodic interrupt triggered every hour enabled
R/W
b5
DYIE
Periodic interrupt triggered every
day enable bit
0: Periodic interrupt triggered every day disabled
1: Periodic interrupt triggered every day enabled
R/W
b6
MOIE
Periodic interrupt triggered every
month enable bit
0: Periodic interrupt triggered every month disabled
1: Periodic interrupt triggered every month enabled
R/W
b7
YRIE
Periodic interrupt triggered every
year enable bit
0: Periodic interrupt triggered every year disabled
1: Periodic interrupt triggered every year enabled
R/W