- 您现在的位置：买卖IC网 > PDF目录180051 > M-ORSO82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 333000 GATES, PBGA680 PDF资料下载
参数资料
| 型号： | M-ORSO82G51BM680-DB |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| 封装： | PLASTIC, FBGA-680 |
| 文件页数： | 118/123页 |
| 文件大小： | 2207K |
| 代理商： | M-ORSO82G51BM680-DB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页当前第118页第119页第120页第121页第122页第123页
Lattice Semiconductor
ORCA ORSO82G5 Data Sheet
94
Table 33. FPSC Function Pin Description
Symbol
I/O
Description
Common Signals for Both SERDES Quad A and B
PASB_RESETN
I
Active low reset for the embedded core. All non-SERDES specic registers
(addresses 308***, 309***, 30A***) in the embedded core are not reset.
PASB_TRISTN
I
Active low 3-state for embedded core output buffers. Internally tied high.
PASB_PDN
I
Active low power down of all SERDES blocks and associated I/Os. Internally tied
high.
PASB_TESTCLK
I
Clock input for BIST and loopback test. Internally tied high.
PBIST_TEST_ENN
I
Selection of PASB_TESTCLK input for BIST test. Internally tied high.
PLOOP_TEST_ENN
I
Selection of PASB_TESTCLK input for loopback test. Internally tied high.
PMP_TESTCLK
I
Clock input for microprocessor in test mode. Internally tied high.
PMP_TESTCLK_ENN
I
Selection of PMP_TESTCLK in test mode.Internally tied high.
PSYS_DOBISTN
I
Input to start BIST test. Internally tied high.
PSYS_RSSIG_ALL
O
Output result of BIST test.
SERDES Quad A and B Pins
REFCLKN_A
I
CML reference clock input—SERDES quad A.
REFCLKP_A
I
CML reference clock input—SERDES quad A.
REFCLKN_B
I
CML reference clock input—SERDES quad B.
REFCLKP_B
I
CML reference clock input—SERDES quad B.
REXT_A
—
Reference resistor—SERDES quad A.
REXT_B
—
Reference resistor—SERDES quad B.
REXTN_A
—
Reference resistor—SERDES quad A. A 3.32 K ± 1% resistor must be connected
across REXT_A and REXTN_A. This resistor should handle a current of 300 mΑ.
REXTN_B
—
Reference resistor—SERDES quad B. A 3.32 K ± 1% resistor must be connected
across REXT_B and REXTN_B. This resistor should handle a current of 300 mA.
HDINN_AA
I
High-speed CML receive data input—SERDES quad A, channel A.
HDINP_AA
I
High-speed CML receive data input—SERDES quad A, channel A.
HDINN_AB
I
High-speed CML receive data input—SERDES quad A, channel B.
HDINP_AB
I
High-speed CML receive data input—SERDES quad A, channel B.
HDINN_AC
I
High-speed CML receive data input—SERDES quad A, channel C.
HDINP_AC
I
High-speed CML receive data input—SERDES quad A, channel C.
HDINN_AD
I
High-speed CML receive data input—SERDES quad A, channel D.
HDINP_AD
I
High-speed CML receive data input—SERDES quad A, channel D.
HDINN_BA
I
High-speed CML receive data input—SERDES quad B, channel A.
HDINP_BA
I
High-speed CML receive data input—SERDES quad B, channel A.
HDINN_BB
I
High-speed CML receive data input—SERDES quad B, channel B.
HDINP_BB
I
High-speed CML receive data input—SERDES quad B, channel B.
HDINN_BC
I
High-speed CML receive data input—SERDES quad B, channel C.
HDINP_BC
I
High-speed CML receive data input—SERDES quad B, channel C.
HDINN_BD
I
High-speed CML receive data input—SERDES quad B, channel D.
HDINP_BD
I
High-speed CML receive data input—SERDES quad B, channel D.
SERDES quad A and B Pins
HDOUTN_AA
O
High-speed CML transmit data output—SERDES quad A, channel A.
HDOUTP_AA
O
High-speed CML transmit data output—SERDES quad A, channel A.
HDOUTN_AB
O
High-speed CML transmit data output—SERDES quad A, channel B.
相关PDF资料 |
PDF描述 |
|---|---|
| M-ORSO82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G51BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M.PI-1R1D12 | 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD |
| M01-014-1452PA | 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MORTAR-44LB | 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag |
| MO-RX3930 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS315M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS434M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
发布紧急采购，3分钟左右您将得到回复。