- 您现在的位置：买卖IC网 > PDF目录180051 > M-ORSO82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 333000 GATES, PBGA680 PDF资料下载
参数资料
| 型号： | M-ORSO82G51BM680-DB |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| 封装： | PLASTIC, FBGA-680 |
| 文件页数： | 47/123页 |
| 文件大小： | 2207K |
| 代理商： | M-ORSO82G51BM680-DB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页
Lattice Semiconductor
ORCA ORSO82G5 Data Sheet
3
High-speed SERDES programmable serial data rates of 1.0 Gbits/s to 2.7 Gbits/s.
Asynchronous operation per receive channel (separate PLL per channel).
Transmit pre-emphasis (programmable) for improved receive data eye opening.
Provides a 10 Gbits/s backplane interface to switch fabric using four work and four protect 2.5 Gbit/s links. Also
supports port cards at rates between 1.0 Gbits/s and 2.7 Gbits/s.
Allows wide range of applications for SONET network termination, as well as generic data moving for high-speed
backplane data transfer.
No knowledge of SONET/SDH needed in generic applications. Simply supply data (125 MHz—
168.75 MHz clock) and optionally a frame pulse.
High-Speed Interface (HSI) function for clock/data recovery serial backplane data transfer without external
clocks.
Eight-channel HSI function provides 2.7 Gbits/s serial user data interface per channel for a total chip bandwidth
of >20 Gbits/s (full duplex).
SERDES has low-power CML buffers and support for 1.5 V/1.8 V I/Os.
SERDES HSI automatically recovers from loss-of-clock once its reference clock returns to normal operating
state.
Powerdown option of SERDES HSI receiver/transmitter on a per-channel basis.
Ability to mix half-rate and full-rate between the channels with the same reference clock.
Ability to congure each quad SERDES block independently with its own reference clock.
STS-48 framing in SONET mode.
Programmable enable of SONET scrambler/descrambler.
Insertion and checking of link assignment values to facilitate interconnection and debugging of backplanes.
Optional AIS-L insertion during loss-of-frame.
Optional RDI-L insertion to indicate remote far-end defects for maintenance capabilities.
SPE signal marks payload bytes when cell processing is not used.
Frame alignment across multiple ORSO82G5 devices for work/protect switching at STS-768/STM-256 and
above rates.
In-band management and conguration through Transport OverHead (TOH) extraction/insertion.
Supports transparent mode where internally generated overhead bytes can be overridden by user-generated
overhead bytes from FPGA.
Optional A1A2 corruption, B1 byte corruption, and K2 byte corruption for system debug purposes.
Built-in boundary scan (IEEE 1149.1 and 1149.2 JTAG), including the SERDES interface.
FIFOs align incoming data across all eight channels (all eight channels, two groups of four channels, or four
groups of two channels). Optional ability to bypass alignment FIFOs for asynchronous operation between chan-
nels. (Each channel includes its own clock and frame pulse).
Optional cell processing blocks included. Cell processing includes cell creation, extraction, idle cell insertion and
deletion asynchronous from line rates. Four cell sizes supported:
– 77 bytes per cell (75 bytes of data payload)
– 81 bytes per cell (79 bytes of data payload)
相关PDF资料 |
PDF描述 |
|---|---|
| M-ORSO82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G51BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M.PI-1R1D12 | 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD |
| M01-014-1452PA | 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MORTAR-44LB | 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag |
| MO-RX3930 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS315M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS434M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
发布紧急采购，3分钟左右您将得到回复。