- 您现在的位置：买卖IC网 > PDF目录180051 > M-ORSO82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 333000 GATES, PBGA680 PDF资料下载
参数资料
| 型号： | M-ORSO82G51BM680-DB |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| 封装： | PLASTIC, FBGA-680 |
| 文件页数： | 61/123页 |
| 文件大小： | 2207K |
| 代理商： | M-ORSO82G51BM680-DB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页
Lattice Semiconductor
ORCA ORSO82G5 Data Sheet
42
SONET Mode Octal Alignment
Figure 27 shows the clocking scheme for eight-channel alignment. In this application, all four clocks RSYSCLKA1,
RSYSCLKA2, RSYSCLKB1 and RSYSCLKB2 should be sourced from a common clock. Either RCK78A or
RCK78B can be used as a common clock source. The gure shows RCK78B being used as the clock source.
Figure 27. Receive Clocking for Octal Alignment
SPE Generator
The SPE generator is used to indicate the payload and overhead portions of a SONET frame. It is present in the
SONET data path only. The SPE generator generates row, column and sts counters based on the frame pulse
received from the (24 x 33) alignment FIFO or from the descrambler if alignment FIFOs are bypassed. It also
retimes the 32-bit data in order to align it with the SPE indicator. The SPE generator will also detect negative or
positive pointer justication (if justication is enabled) by looking at the ID bits in the H1 and H2 bytes and adjust
the SPE indicator for the STS-1 frame being justied as follows:
During positive pointer justication, the SPE will be low during H3 byte and the SPE byte following it.
During negative pointer justication, the SPE will be high during H3 byte.
During no justication, the SPE will be low during H3 byte.
This block only detects the incoming pointer bytes for SPE generation. This capability can be enabled by software
control. By default, the SPE generator will ignore any pointer justication. This block has no capability of any
pointer processing, pointer checking or pointer mover operation and ignores "New Data" indications from the
SONET specication.
SONET Mode Receive Timing
This section contains timing diagrams for major interfaces of this block to the FPGA logic when SONET frames are
to be transferred.
RBC0
RBC1
311.04 MHz
SERDES
2.488 Gbits/s
REFCLK[P,N]
(155.52 MHz)
DEMUX
RWCK[AA,AB,AC,AD] (77.76 MHz)
Framer,
descrambler
FPGA
32b
Cell
extractor
RxFIFO
IPC8/
160b
32b
other links in quad
RCK78A
SYSCLK156[A1,A2,8]
Alignment
FIFO
SPE
generator
RSYSCLK[A1,A2] (77.76)
RBC0
RBC1
311.04 MHz
SERDES
REFCLK[P,N]
(155.52 MHz)
DEMUX
RWCK[BA,BB,BC,BD] (77.76 MHz)
Framer,
descrambler
32b
Cell
extractor
RxFIFO
IPC8/
160b
32b
other links in quad
RCK78B
SYSCLK156[B1,B2,8]
Alignment
FIFO
SPE
generator
RSYSCLK[B1,B2 ] (77.76)
2.488 Gbits/s
Quad A
Quad B
IPC2
相关PDF资料 |
PDF描述 |
|---|---|
| M-ORSO82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G51BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M.PI-1R1D12 | 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD |
| M01-014-1452PA | 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MORTAR-44LB | 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag |
| MO-RX3930 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS315M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS434M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
发布紧急采购，3分钟左右您将得到回复。