- 您现在的位置：买卖IC网 > PDF目录180051 > M-ORSO82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 333000 GATES, PBGA680 PDF资料下载
参数资料
| 型号： | M-ORSO82G51BM680-DB |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| 封装： | PLASTIC, FBGA-680 |
| 文件页数： | 37/123页 |
| 文件大小： | 2207K |
| 代理商： | M-ORSO82G51BM680-DB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页
Lattice Semiconductor
ORCA ORSO82G5 Data Sheet
20
SERDES Transmit and Receive PLLs
The high-speed transmit and receive serial data can operate at 1.0—2.7 Gbits/s depending on the state of the con-
trol bits from the MicroProcessor Interface. Figure 2 shows the relationship between the data rates, the reference
clock, and the internal transmit TCK78x clocks.
Table 2. Transmit PLL Clock and Data Rates
Note:The selection of full-rate or half-rate for a given reference clock speed is set by the TXHR bit in the transmit
control register and can be set per channel. (For cell mode all channels of a group must have the same TXHR
selection.)
Note:In selections of this data sheet, the differential clocks are simply referred to as the reference clock
REFCLK_[A:B]. REFCLK_[A:B] is equivalent to REFINP_[A:B] and REFINN_[A:B].
The receiver section receives high-speed serial data at its differential CML input port. These data are fed to the
clock recovery section which generates a recovered clock and retimes the data. This means that the receive clocks
are asynchronous between channels. The retimed data are deserialized and presented as a 8-bit parallel data on
the output port. RWCKx receive byte clocks are divide-by-4 clocks of the RBC0 or RBC1 (recovered clock) clocks
provided by the SERDES. This is the clock used in the internal receive functions of the embedded core.
The reference clock is also used by the receive PLL for operation when the input data are not toggling appropri-
ately. Table 3 shows the relationship between the data rates, the reference clock, and the RWCKx clocks.
Table 3. Receive PLL Clock and Data Rates
Note:The selection of full-rate or half-rate for a given reference clock speed is set by the RXHR bit in the receive
control register and can be set per channel. (For cell mode all channels of a group must have the same RXHR
selection.)
The differential reference clock is distributed to all four channels per quad SERDES block. Each channel has a dif-
ferential buffer to isolate the clock from the other channels. The input clock is preferably a differential signal; how-
ever, the device can operate with a single-ended input. The input reference clock directly impacts the transmit data
eye, so the clock should have low jitter. In particular, jitter components in the dc—5 MHz range should be mini-
mized.
Data Rate
Reference Clock
TCK78x
Rate
1.0 Gbits/s
125.00 MHz
31.25 MHz
Half
1.244 Gbits/s
155.52 MHz
38.88 MHz
Half
1.35 Gbits/s
168.75 MHz
42.19 MHz
Half
2.0 Gbits/s
125.00 MHz
61.50 MHz
Full
2.488 Gbits/s
155.52 MHz
77.76 MHz
Full
2.7 Gbits/s
168.75 MHz
84.38 MHz
Full
Data Rate
Reference Clock
RWCKx Clocks
Rate
1.0 Gbits/s
125.00 MHz
31.25 MHz
Half
1.244 Gbits/s
155.52 MHz
38.88 MHz
Half
1.35 Gbits/s
168.75 MHz
42.19 MHz
Half
2.0 Gbits/s
125.00 MHz
61.50 MHz
Full
2.488 Gbits/s
155.52 MHz
77.76 MHz
Full
2.7 Gbits/s
168.75 MHz
84.38 MHz
Full
相关PDF资料 |
PDF描述 |
|---|---|
| M-ORSO82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G51BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M-ORT82G52BM680-DB | FPGA, 1296 CLBS, 333000 GATES, PBGA680 |
| M.PI-1R1D12 | 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD |
| M01-014-1452PA | 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MORTAR-44LB | 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag |
| MO-RX3930 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS315M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
| MO-RX3930-FS434M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE |
发布紧急采购，3分钟左右您将得到回复。