参数资料
型号: W631GG6KB-15
厂商: Winbond Electronics
文件页数: 13/159页
文件大小: 0K
描述: IC DDR3 SDRAM 1GBIT 96WBGA
标准包装: 200
格式 - 存储器: RAM
存储器类型: DDR3 SDRAM
存储容量: 1G(64M x 16)
速度: 667MHz
接口: 并联
电源电压: 1.425 V ~ 1.575 V
工作温度: 0°C ~ 85°C
封装/外壳: 96-TFBGA
供应商设备封装: 96-WBGA(9x13)
包装: 托盘
W631GG6KB
4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET# is
asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET#
deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until t IS
before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be
statically held at either LOW or HIGH. If Rtt_Nom is to be enabled in MR1, the ODT input signal
must be statically held LOW. In all cases, the ODT input signal remains static until the power up
initialization sequence is finished, including the expiration of t DLLK and t ZQ init.
5. After CKE is being registered high, wait minimum of Reset CKE Exit time, t XPR , before issuing the
first MRS command to load mode register. (t XPR =max (t XS ; 5 * t CK )
6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2,
provide ―Low‖ to BA0 and BA2, ―High‖ to BA1.)
7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3,
provide ―Low‖ to BA2, ―High‖ to BA0 and BA1.)
8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue ― DLL
Enable ‖ command, provide ―Low‖ to A0, ―High‖ to BA0 and ―Low‖ to BA1-BA2).
9. Issue MRS Command to load MR0 with all application settings and ―DLL reset‖. (To issue DL L
reset command, provide ―High‖ to A8 and ―Low‖ to BA0-2).
10.Issue ZQCL command to starting ZQ calibration.
11.Wait for both t DLLK and t ZQ init completed.
12.The DDR3 SDRAM is now ready for normal operation.
Ta
Tb
Tc
Td
Te
Tf
Tg
Th
Ti
Tj
Tk
CK, CK#
t CKSRX
VDD, VDDQ
RESET#
T = 200 μs
T = 500 μs
CKE
Tmin
10 ns
t IS
t DLLK
VALID
t XPR
t MRD
t MRD
t MRD
t MOD
t ZQ init
t IS
Command
*1
MRS
MRS
MRS
MRS
ZQCL
*1
VALID
BA
MR2
MR3
MR1
MR0
VALID
t IS
t IS
Note:
ODT
RTT
Static LOW in case Rtt_Nom is enabled at time Tg, Otherwise static HIGH or LOW
TIME BREAK
VALID
DON'T CARE
1.
From time point ―Td‖ until ―Tk‖ NOP or DES commands must be applied between MRS and ZQCL commands.
Figure 1 – Reset and Initialization Sequence at Power-on Ramping
Publication Release Date: Dec. 09, 2013
Revision A05
- 13 -
相关PDF资料
PDF描述
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5 IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
相关代理商/技术参数
参数描述
W631GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA