参数资料
型号: W631GG6KB-15
厂商: Winbond Electronics
文件页数: 84/159页
文件大小: 0K
描述: IC DDR3 SDRAM 1GBIT 96WBGA
标准包装: 200
格式 - 存储器: RAM
存储器类型: DDR3 SDRAM
存储容量: 1G(64M x 16)
速度: 667MHz
接口: 并联
电源电压: 1.425 V ~ 1.575 V
工作温度: 0°C ~ 85°C
封装/外壳: 96-TFBGA
供应商设备封装: 96-WBGA(9x13)
包装: 托盘
W631GG6KB
Table 10 – Latencies and timing parameters relevant for Dynamic ODT
Name and Description
ODT turn-on Latency
ODT turn-off Latency
ODT Latency for changing
from Rtt_Nom to Rtt_WR
ODT Latency for change from
Rtt_WR to Rtt_Nom (BL = 4)
ODT Latency for change from
Rtt_WR to Rtt_Nom (BL = 8)
Minimum ODT high time after
ODT assertion
Minimum ODT high time after
Write (BL = 4)
Minimum ODT high time after
Write (BL =8)
R TT change skew
Abbr.
ODTLon
ODTLoff
ODTLcnw
ODTLcwn4
ODTLcwn8
ODTH4
ODTH4
ODTH8
t ADC
Defined from
Registering external
ODT signal high
Registering external
ODT signal low
Registering external
write command
Registering external
write command
Registering external
write command
Registering ODT
high
Registering Write
with ODT high
Registering Write
with ODT high
ODTLcnw
ODTLcwn
Defined to
Turning termination on
Turning termination off
Change R TT strength from
Rtt_Nom to Rtt_WR
Change R TT strength from
Rtt_WR to Rtt_Nom
Change R TT strength from
Rtt_WR to Rtt_Nom
ODT registered low
ODT registered low
ODT registered low
R TT valid
Definition for all DDR3
speed bins
ODTLon = WL - 2
ODTLoff = WL - 2
ODTLcnw = WL - 2
ODTLcwn4 = 4 + ODTLoff
ODTLcwn8 = 6 + ODTLoff
ODTH4 = 4
ODTH4 = 4
ODTH4 = 6
t ADC (min) = 0.3 * t CK (avg)
t ADC (max) = 0.7 * t CK (avg)
Unit
t CK
t CK
t CK
t CK
t CK (avg)
t CK (avg)
t CK (avg)
t CK (avg)
t CK (avg)
Note: t AOF nom and t ADC nom are 0.5 t CK (effectively adding half a clock cycle to ODTLoff, ODTcnw and ODTLcwn)
8.19.3.2 ODT Timing Diagrams
The following pages provide exemplary timing diagrams as described in Table 11:
Table 11 – Timing Diagrams for “Dynamic ODT”
Figure and Page
Figure 77 on page 85
Figure 78 on page 86
Figure 79 on page 86
Figure 80 on page 87
Figure 81 on page 87
Description
Figure 77, Dynamic ODT: Behavior with ODT being asserted before and after the write
Figure 78, Dynamic ODT: Behavior without write command, AL = 0, CWL = 5
Figure 79, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration
of 6 clock cycles
Figure 80, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration
of 6 clock cycles, example for BC4 (via MRS or OTF), AL = 0, CWL = 5
Figure 81, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration
of 4 clock cycles
Publication Release Date: Dec. 09, 2013
Revision A05
- 84 -
相关PDF资料
PDF描述
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5 IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
相关代理商/技术参数
参数描述
W631GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA