- 您现在的位置：买卖IC网 > Datasheet目录368 > W631GG6KB-15 (Winbond Electronics)IC DDR3 SDRAM 1GBIT 96WBGA Datasheet资料下载
参数资料
| 型号： | W631GG6KB-15 |
| 厂商： | Winbond Electronics |
| 文件页数： | 67/159页 |
| 文件大小： | 0K |
| 描述： | IC DDR3 SDRAM 1GBIT 96WBGA |
| 标准包装： | 200 |
| 格式 - 存储器： | RAM |
| 存储器类型： | DDR3 SDRAM |
| 存储容量： | 1G（64M x 16） |
| 速度： | 667MHz |
| 接口： | 并联 |
| 电源电压： | 1.425 V ~ 1.575 V |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 96-TFBGA |
| 供应商设备封装： | 96-WBGA（9x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
W631GG6KB
8.16 Self-Refresh Operation
The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the
system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without
external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh
operation. The Self-Refresh-Entry (SRE) Command is defined by having CS#, RAS#, CAS#, and CKE
held low with WE# high at the rising edge of the clock.
Before issuing the Self-Refresh-Entry command, the DDR3 SDRAM must be idle with all bank
precharge state with t RP satisfied. ?Idle state‘ is defined as all banks are closed (t RP , t DAL , etc.
satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are
satisfied (t MRD , t MOD , t RFC , t ZQ init, t ZQ oper, t ZQCS , etc.) Also, on-die termination must be turned off
before issuing Self-Refresh-Entry command, by either registering ODT pin low ―ODTL + 0.5t CK ‖ prior
to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry
command is registered, CKE must be held low to keep the device in Self-Refresh mode. During
normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering Self-
Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.
When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, except
CKE and RESET#, are ―d on't care .‖ For proper Self -Refresh operation, all power supply and reference
pins (V DD , V DDQ , V SS , V SSQ , V REFCA and V REFDQ ) must be at valid levels. V REFDQ supply may be
turned OFF and V REFDQ may take any value between V SS and V DD during Self Refresh operation,
provided that V REFDQ is valid and stable prior to CKE going back High and that first Write operation or
first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh. The
DRAM initiates a minimum of one Refresh command internally within t CKE period once it enters Self-
Refresh mode.
The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that
the DDR3 SDRAM must remain in Self-Refresh mode is t CKESR . The user may change the external
clock frequency or halt the external clock t CKSRE after Self-Refresh entry is registered, however, the
clock must be restarted and stable t CKSRX before the device can exit Self-Refresh operation.
The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable
prior to CKE going back HIGH. Once a Self-Refresh Exit command (SRX, combination of CKE going
high and either NOP or Deselect on command bus) is registered, a delay of at least t XS must be
satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for
any internal refresh in progress. Before a command that requires a locked DLL can be applied, a delay
of at least t XSDLL must be satisfied.
Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration
commands may be required to compensate for the voltage and temperature drift as described in
section 8.18 “ ZQ Calibration Commands ” on page 77. To issue ZQ calibration commands,
applicable timing requirements must be satisfied (See Figure 72 - “ ZQ Calibration Timing ” on page
78).
CKE must remain HIGH for the entire Self-Refresh exit period t XSDLL for proper operation except for
Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-
Refresh mode after waiting at least t XS period and issuing one refresh command (refresh period of
t RFC ). NOP or deselect commands must be registered on each positive clock edge during the Self-
Refresh exit interval t XS . ODT must be turned off during t XSDLL .
Publication Release Date: Dec. 09, 2013
Revision A05
- 67 -
相关PDF资料 |
PDF描述 |
|---|---|
| W9412G6IH-5 | IC DDR-400 SDRAM 128MB 66TSSOPII |
| W9412G6JH-5I | IC DDR SDRAM 128MBIT 66TSOPII |
| W9425G6EH-5 | IC DDR-400 SDRAM 256MB 66TSSOPII |
| W9425G6JH-5I | IC DDR SDRAM 256MBIT 66TSOPII |
| W947D2HBJX5E | IC LPDDR SDRAM 128MBIT 90VFBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W631GG8KB-11 | 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA |
| W631GG8KB-12 | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA |
| W631GG8KB-15 | 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA |
| W632 | 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount |
| W632GG6KB-11 | 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA |
发布紧急采购，3分钟左右您将得到回复。