- 您现在的位置：买卖IC网 > Datasheet目录368 > W631GG6KB-15 (Winbond Electronics)IC DDR3 SDRAM 1GBIT 96WBGA Datasheet资料下载
参数资料
| 型号： | W631GG6KB-15 |
| 厂商： | Winbond Electronics |
| 文件页数： | 18/159页 |
| 文件大小： | 0K |
| 描述： | IC DDR3 SDRAM 1GBIT 96WBGA |
| 标准包装： | 200 |
| 格式 - 存储器： | RAM |
| 存储器类型： | DDR3 SDRAM |
| 存储容量： | 1G（64M x 16） |
| 速度： | 667MHz |
| 接口： | 并联 |
| 电源电压： | 1.425 V ~ 1.575 V |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 96-TFBGA |
| 供应商设备封装： | 96-WBGA（9x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
W631GG6KB
8.3.1.1
Burst Length, Type and Order
Accesses within a given burst may be programmed to sequential or interleaved order. The burst type
is selected via bit A3 as shown in Figure 5. The ordering of accesses within a burst is determined by
the burst length, burst type, and the starting column address as shown in Table 1. The burst length is
defined by bits A0-A1. Burst length options include fixed BC4, fixed BL8 and ?on the fly‘ which allows
BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC#.
Table 1 – Burst Type and Burst Order
Burst
Length
4
Chop
8
READ/
WRITE
READ
WRITE
READ
WRITE
Starting Column Address
(A2, A1, A0)
000
001
010
011
100
101
110
111
0,V,V
1,V,V
000
001
010
011
100
101
110
111
V,V,V
Burst type = Sequential
(decimal)
A3 = 0
0,1,2,3,T,T,T,T
1,2,3,0,T,T,T,T
2,3,0,1,T,T,T,T
3,0,1,2,T,T,T,T
4,5,6,7,T,T,T,T
5,6,7,4,T,T,T,T
6,7,4,5,T,T,T,T
7,4,5,6,T,T,T,T
0,1,2,3,X,X,X,X
4,5,6,7,X,X,X,X
0,1,2,3,4,5,6,7
1,2,3,0,5,6,7,4
2,3,0,1,6,7,4,5
3,0,1,2,7,4,5,6
4,5,6,7,0,1,2,3
5,6,7,4,1,2,3,0
6,7,4,5,2,3,0,1
7,4,5,6,3,0,1,2
0,1,2,3,4,5,6,7
Burst type = Interleaved
(decimal)
A3 = 1
0,1,2,3,T,T,T,T
1,0,3,2,T,T,T,T
2,3,0,1,T,T,T,T
3,2,1,0,T,T,T,T
4,5,6,7,T,T,T,T
5,4,7,6,T,T,T,T
6,7,4,5,T,T,T,T
7,6,5,4,T,T,T,T
0,1,2,3,X,X,X,X
4,5,6,7,X,X,X,X
0,1,2,3,4,5,6,7
1,0,3,2,5,4,7,6
2,3,0,1,6,7,4,5
3,2,1,0,7,6,5,4
4,5,6,7,0,1,2,3
5,4,7,6,1,0,3,2
6,7,4,5,2,3,0,1
7,6,5,4,3,2,1,0
0,1,2,3,4,5,6,7
NOTES
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 4, 5
1, 2, 4, 5
2
2
2
2
2
2
2
2
2, 4
Notes:
1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the
BL8 mode. This means that the starting point for t WR and t WTR will be pulled in by two clocks. In case of burst length being
selected on-the-fly via A12/BC#, the internal write operation starts at the same point in time like a burst of 8 write operation.
This means that during on-the-fly control, the starting point for t WR and t WTR will not be pulled in by two clocks.
2. 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.
3. T: Output driver for data and strobes are in high impedance.
4. V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.
5. X: Don't Care.
8.3.1.2
CAS Latency
The CAS Latency is defined by MR0 (bits A2, A4, A5 and A6) as shown in Figure 5. CAS Latency is
the delay, in clock cycles, between the internal Read command and the availability of the first bit of
output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL)
is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL. For more information on the
supported CL and AL settings based on the operating clock frequency, refer to section 10.15 “ Speed
Bins ” on page 134. For detailed Read operation refer to section 8.13 “ READ Operation ” on page 43.
Publication Release Date: Dec. 09, 2013
Revision A05
- 18 -
相关PDF资料 |
PDF描述 |
|---|---|
| W9412G6IH-5 | IC DDR-400 SDRAM 128MB 66TSSOPII |
| W9412G6JH-5I | IC DDR SDRAM 128MBIT 66TSOPII |
| W9425G6EH-5 | IC DDR-400 SDRAM 256MB 66TSSOPII |
| W9425G6JH-5I | IC DDR SDRAM 256MBIT 66TSOPII |
| W947D2HBJX5E | IC LPDDR SDRAM 128MBIT 90VFBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W631GG8KB-11 | 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA |
| W631GG8KB-12 | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA |
| W631GG8KB-15 | 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA |
| W632 | 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount |
| W632GG6KB-11 | 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA |
发布紧急采购，3分钟左右您将得到回复。