参数资料
型号: IP-SDI
厂商: Altera
文件页数: 38/140页
文件大小: 0K
描述: IP VIDEO INTERFACE - SDI
标准包装: 1
系列: *
类型: MegaCore
功能: 视频系统用串行数字接口
许可证: 初始许可证
3–8
Table 3–2 lists the bit allocation for rxdata .
Table 3–2. Bit Allocation for rxdata for Supported Video Standards
Chapter 3: Functional Description
Block Description
rxdata
[19:10]
[9:0]
SD-SDI
Unused
Cb, Y, Cr, Y
multiplex
HD-SDI
Y
C
3G-SDI Level A
Y
C
3G-SDI Level B
Cb, Y, Cr, Y
multiplex (link A)
Cb, Y, Cr, Y
multiplex (link B)
The receiver interface extracts and tracks the F, V, and H timing signals in the received
data. Active picture and ancillary data words are also identified for your use.
For HD-SDI, the received CRC is checked for the luma and chroma channels. The LN
is also extracted and provided as an output from the design.
NRZI Decoding and Descrambling
The descrambler module provides the channel decoding function that is common to
both SDI and HD-SDI. It implements the NRZI decoding followed by the required
descrambling. The algorithm indicated by SMPTE259M figure C.1 is iteratively
applied to the receiver data, with the LSB processed first.
Word Alignment
The aligner word aligns the descrambled receiver data such that the bit order of the
output data is the same as that of the original video data.
The EAV and SAV sequences determine the correct word alignment. Table 3–3 lists the
pattern for each standard.
Table 3–3. EAV and SAV Sequences
Video Standard
SDI
HD-SDI
3G-SDI Level A
3G-SDI Level B
EAV and SAV Sequences
3FF 000 000
3FF 3FF 000 000 000 000
3FF 3FF 000 000 000 000
3FF 3FF 3FF 3FF 000 000 000 000 000 000 000 000
The aligner matches the selected pattern in the descrambled receiver data. If the
pattern is detected at any of the possible word alignments, then a flag is raised and the
matched alignment is indicated. This process is applied continuously to the receiver
data.
The second stage of the aligner determines the correct word alignment for the data. It
looks for three consecutive TRSs with the same alignment, and then stores that
alignment. If two consecutive TRSs are subsequently detected with a different
alignment, then this new alignment is stored.
The final stage of the aligner applies a barrel shift function to the received data to
generate the correctly aligned parallel word output. For this SDI MegaCore function,
the barrel shifter allows the design to instantly switch from one alignment to another.
Serial Digital Interface (SDI) MegaCore Function
User Guide
February 2013 Altera Corporation
相关PDF资料
PDF描述
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
相关代理商/技术参数
参数描述
IP-SDI-II 功能描述:开发软件 SDI II Video MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/DDR 功能描述:开发软件 DDR SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/DDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/DDR3 功能描述:开发软件 DDR3 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR 功能描述:开发软件 DDR SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors