收藏本站
参数资料
型号： IP-SDI
厂商： Altera
文件页数： 68/140页
文件大小： 0K
描述： IP VIDEO INTERFACE - SDI
标准包装： 1
系列： *
类型： MegaCore
功能： 视频系统用串行数字接口
许可证： 初始许可证
3–38
1
Chapter 3: Functional Description
Block Description
For the SDI MegaCore function, the Quartus II-generated .mif is for 3G-SDI setup.
These .mif files relate to a specific ALT2GXB instance in the device. Therefore, you
cannot use the same .mif files or ROMs for multiple ALT2GXBs in the same device.
For the SDI MegaCore function, the differences between the ALT2GXB setups are very
small. Only three bits of the ROM change between the HD-SDI and SD-SDI, or 3G-SDI
setups. The three bits are in word 23 and you can see in the following examples of the
.mif files ( Example 3–1 and Example 3–2 ).
Example 3–1. 3G-SDI ROM Content Example
....
22 : 1010100000011111;
23 : 0111110000010100;
24 : 0001000101101000;
....
Example 3–2. HD-SDI ROM Content Generated from 3G-SDI Version
....
22 : 1010100000011111;
23 : 0111110000001101;
24 : 0001000101101000;
....
This particular word is static over all SDI ALT2GXB instances in the device. You can
generate the .mif for the HD-SDI ROM from the .mif that the Quartus II software
generates by modifying this memory word within the .mif .
Starting Channel Number
To correctly address each transceiver by the ALT2GXB_RECONFIG block, you must
specify a starting channel number for each transceiver instance in the parameter
editor. This starting channel number must meet certain criteria for the transceiver
dynamic reconfiguration.
f For more information about the criteria, refer to the Arria GX Device Handbook ,
Arria II GX Device Handbook , Stratix II GX Device Handbook , and Stratix IV Device
Handbook .
Quartus II Design Flow
For Arria GX and Stratix II GX devices, SDI MegaCore function designs using
transceiver dynamic reconfiguration require a two-pass compilation. The first
compilation writes the ALT2GXB setup as a .mif . During this compilation, you must
set the .mif ROMs in the design to have a dummy .mif for their initialization.
Before the second compilation, set the initialization .mif files of the ROMs to be
generated in the first compilation. This second compilation, therefore sets up the
ROMs to have the correct settings for the ALT2GXB megafunction.
This process requires the following steps:
1. Set the reconfiguration ROMs in the designs with a dummy .mif .
2. Run the Quartus II compilation and ensure that the software writes the .mif files.
Serial Digital Interface (SDI) MegaCore Function
User Guide
February 2013 Altera Corporation
相关PDF资料
PDF描述
IP-SDRAM/DDR2 IP DDR2 SDRAM CONTROLLER
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
相关代理商/技术参数
参数描述
IP-SDI-II 功能描述:开发软件 SDI II Video MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/DDR 功能描述:开发软件 DDR SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/DDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/DDR3 功能描述:开发软件 DDR3 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR 功能描述:开发软件 DDR SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*