- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 13/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页
3-19
SIGNAL DESCRIPTIONS
S5933
NON-VOLATILE MEMORY INTERFACE SIGNALS
This signal grouping provides for connection to external non-volatile memories. Either a serial or byte-wide device
may be used.
The serial interface shares the read and write control pins used for interfacing with byte-wide memory devices. Since
it is intended that only one (serial or byte wide) configuration be used in any given implementation, separate
descriptions are provided for each. The S5933 provides the pins necessary to interface to a byte wide non-volatile
memory. When they are connected to a properly configured serial memory, these byte wide interface pins assume
alternate functions. These alternate functions include added external FIFO status flags, FIFO reset control, Add-On
control for bus mastering and a hardware interface mailbox port.
Byte-Wide nv Devices
Signal
Type
Description
SCL
t/s
Serial Clock. This output is intended to drive a two-wire Serial Interface and functions
as the bus’s master. It is intended that this signal be directly connected to one or
more inexpensive serial non-volatile RAMs or EEPROMs. This pin is shared with the
byte wide interface signal, ERD#.
SDA
t/s
Serial Data/Address. This bidirectional pin is used to transfer addresses and data to or from
a serial nvRAM or EEPROM. It is an open drain output and intended to be wire-ORed
with all other devices on the serial bus using a 4.7K external pull-up resistor. This pin
is shared with the byte wide interface signal, EWR#.
SNV
in
Serial Non-Volatile Device. This input, when high, indicates a serial boot device or no
boot device is present. When this pin is low, a byte-wide boot device is present.
Serial nv Devices
Signal
Type
Description
EA[15:00]
t/s
External nv memory address. These signals connect directly to the external BIOS (or
EEPROM) or EPROM address pins EA0 through EA15. The PCI interface controller
assembles 32-bit-wide accesses through multiple read cycles of the 8-bit device. The
address space from 0040h through 007Fh is used to preload and initialize the PCI
configuration registers. Should an external nv memory be used, the minimum size
required is 128 bytes and the maximum is 64K bytes. When a serial memory is
connected to the S5933, the pins EA[7:0] are reconfigured to become a hardware Add-
On to PCI mailbox register with the EA8 pin as the mailbox load clock. Also, the EA15
signal pin will provide an indication that the PCI to Add-On FIFO is full (FRF), and the
EA14 signal pin will indicate whether the Add-On to PCI FIFO is empty (FWE).
ERD#
out
External nv memory read control. This pin is asserted during read operations involv-
ing the external non-volatile memory. Data is transferred into the S5933 during the
low to high transition of ERD#. This pin is shared with the serial external memory
interface signal, SCL.
EWR#
t/s
External nv memory write control. This pin is asserted during write operations involv-
ing the external non-volatile memory. Data is presented on pins EQ[7:0] along with its
address on pins EA[15:0] throughout the entire assertion of EWR#. This pin is shared
with the serial external memory interface signal, SDA.
EQ[7:0]
t/s
External memory data bus. These pins are used to directly connect with the data pins
of an external non-volatile memory. When a serial memory is connected to the
S5933, the pins EQ4, EQ5, EQ6 and EQ7 become reconfigured to provide signal
pins for bus mastering control from the Add-On interface.
Note: SCL and SDA are not controlled by FLT#.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。