参数资料
型号: S5933QE
厂商: APPLIEDMICRO INC
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, PQFP160
封装: PLASTIC, QFP-160
文件页数: 36/176页
文件大小: 823K
代理商: S5933QE
3-143
PASS-THRU OVERVIEW
S5933
Clock 0: The PCI bus cycle address information is
stored in the S5933 Pass-Thru Address
Register.
Clock 1: The PCI address is recognized as a write
to Pass-Thru region 1. The PCI data is
stored in the S5933 Pass-Thru Data
Register. PTATN# is asserted to indicate a
Pass-Thru access is occurring.
Clock 2: Pass-Thru status signals indicate what
action is required by Add-On logic. Pass-
Thru status outputs are valid when
PTATN# is active and are sampled by the
Add-On at the rising edge of clock 2.
PTBURST#
Deasserted. The access
has a single data phase.
PTNUM[1:0] 01. Indicates the PCI
access is to Pass-Thru
region 1.
PTWR
Asserted. The Pass-Thru
access is a write.
PTBE[3:0]#
0h. Indicates the Pass-Thru
access is 32-bits.
SELECT#, address and byte enable
inputs are driven to read the Pass-Thru
Data Register at offset 2Ch. DQ[31:0] are
driven after RD# and SELECT# are
asserted.
Clock 3: If PTRDY# is asserted at the rising edge
of clock 3, PTATN# is immediately
deasserted and the Pass-Thru access is
completed at clock 4.
Clock 4: If Add-On logic requires more time to read
the Pass-Thru Data Register (slower
memory or peripherals), PTRDY# can be
delayed, extending the cycle. With PTRDY#
asserted at the rising edge of clock 4,
PTATN# is deasserted and the Pass-Thru
access is completed at clock 5.
Clock 5: PTATN# and PTBURST# deasserted at
the rising edge of clock 5 indicates the
Pass-Thru access is complete. The S5933
can accept new Pass-Thru accesses from
the PCI bus at clock 6.
Figure 2 shows a single cycle Pass-Thru write using
the Pass-Thru address information. This provides
PCI cycle address information to select a specific ad-
dress location within an Add-On memory or periph-
eral. Add-On logic must latch the address for use
during the data transfer. Typically, the entire 32-bit
address is not required. The Add-On may implement
a scheme where only the required number of address
bits are latched. It may also be useful to use the
Pass-Thru region identifiers, PTNUM[1:0] as address
lines. For example, Pass-Thru region 1 might be a
64K block of SRAM for data, while Pass-Thru region
2 might be 64K of SRAM for code storage (down-
loaded from the host during initialization). Using
PTNUM0 as address line A16 allows two unique
Add-On memory regions to be defined.
BPCLK
012345
6
0h
1
2Ch
0h
PTATN#
PTBURST#
PTNUM[1:0]
PTWR
PTBE[3:0]#
SELECT#
ADR[6:2]
BE[3:0]#
RD#
DQ[31:0]
PTRDY#
PTADR#
PT ADDR
PT DATA
PCI Write cycle completed
Figure 2. Single Cycle Pass-Thru Write with PTADR#
相关PDF资料
PDF描述
S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138
S6A0069 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80
S6A0078 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183
S80296SA40 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100
S80486-DX4-75-S-V-8-B 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208
相关代理商/技术参数
参数描述
S5935 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935_07 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S59355QRC 制造商:AppliedMicro 功能描述:
S5935QF 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935QRC 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP