- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 175/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页当前第175页第176页
3-110
ADD-ON BUS INTERFACE
S5933
Pass-Thru Status Indicators
The Pass-Thru status indicators indicate that a Pass-
Thru access is in process and what action is required
by the Add-On logic to complete the access. All Pass-
Thru status indicators are synchronous with the PCI
clock.
Pass-Thru Control Inputs
Some Pass-Thru implementations may require an ad-
dress corresponding to the Pass-Thru data. The Add-
On Pass-Thru Address Register (APTA) contains the
PCI address for the Pass-Thru cycle. To allow access
to the Pass-Thru address without generating an Add-
On read cycle, PTADR# is provided. PTADR# is a
direct access input for the Pass-Thru address. Assert-
ing PTADR# is functionally identical to accessing the
Pass-Thru address register with RD#, SELECT#,
BE[3:0]#, and ADR[6:2]. RD# and WR# must be
deasserted when PTADR# is asserted, but SELECT#
may be asserted. These inputs automatically drive the
address (internally) to 28h and assert all byte enables.
The ADR[6:2] and BE[3:0]# are ignored when using
the PTADR# direct access input. When PTADR# is
asserted, the contents of the APTA register are imme-
diately driven onto the Add-On data bus.
The PTADR# direct access signal accesses the
Pass-Thru address register as 16-bits or 32-bits,
whatever the MODE pin is configured for. For 16-bit
mode, PTADR# only presents the lower 16-bits of the
APTA register.
PTRDY# indicates that the Add-On has completed
the current Pass-Thru access. Multiple Add-On reads
or writes may occur to the Pass-Thru data (APTD)
register before asserting PTRDY#. This may be re-
quired for 8-bit or 16-bit Add-On interfaces using mul-
tiple accesses to the 32-bit Pass-Thru data register.
In some cases, the Add-On bus may be 32-bits, but
logic may require multiple BPCLK periods to read or
write data. In this situation, accesses may be ex-
tended by holding off PTRDY#. PTRDY# must be
synchronized to BPCLK.
NON-VOLATILE MEMORY INTERFACE
The S5933 allows read and write access to the nv
memory device used for configuration. Reads are
necessary during device initialization as configuration
information is downloaded into the S5933. If an ex-
pansion BIOS is implemented in the nv memory, the
host transfers (shadows) the code into system
DRAM. Writes are useful for in-field updates to ex-
pansion BIOS code. This allows software to update
the nv memory contents without altering hardware.
Non-Volatile Memory Interface Signals
For serial nv memory devices, there are only two
signals used to interface with nv memory. SCL is the
serial clock, and SDA is the serial data line. The func-
tionality of these signals is described in-detail in the
PIN description Section of this book. The designer
does not need to generate the timings for SCL and
SDA. The S5933 automatically performs the correct
serial access when programmed for for serial de-
vices.
For byte-wide nv memory devices, there is an 8-bit
data bus (EQ7:0), and a 16-bit address bus (EA15:0)
dedicated for the nv memory interface. When a serial
nv memory is implemented, many of these pins have
alternate functions. The S5933 also has read (ERD#)
and write (EWR#) outputs to drive the OE# and WR#
inputs on a byte-wide nv memory. The designer does
not need to generate the timings for these outputs.
The S5933 automatically performs the read and
write accesses when programmed for byte wide de-
vices.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。