- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 42/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页
3-149
PASS-THRU OVERVIEW
S5933
Pass-Thru Address Register. The byte en-
able, address, and SELECT# inputs are
changed during this clock to select the Pass-
Thru Data Register during clock cycle 3.
Clock 3: SELECT#, byte enable, and the address
inputs remain driven to read the Pass-Thru
Data Register at offset 2Ch. RD# is
asserted to drive data register contents
onto the Add-On data bus.
Clock 4: Add-On logic uses the rising edge of clock 4
to store DATA 1 from the S5933. PTRDY#
asserted at the rising edge of clock 4
completes the current data phase. DATA 2
is driven on the Add-On bus.
Clock 5: Add-On logic is not fast enough to store
DATA 2 by the rising edge of clock 5.
PTRDY# deasserted at the rising edge of
clock 5 extends the current data phase and
DATA 2 remains driven on the Add-On
bus.
Clock 6: Add-On logic uses the rising edge of clock 6
to store DATA 2 from the S5933. PTRDY#
asserted at the rising edge of clock 6
completes the current data phase. DATA 3
is driven on the Add-On bus.
Clock 7: Add-On logic is not fast enough to store DATA
3 by the rising edge of clock 7. PTRDY#
deasserted at the rising edge of clock 7
extends the current data phase is and DATA
3 remains driven on the Add-On bus.
Clock 8: Add-On logic uses the rising edge of clock 8
to store DATA 3 from the S5933. PTRDY#
asserted at the rising edge of clock 8
completes the current data phase. On the
PCI bus, IRDY# has been deasserted,
causing PTATN# to be deasserted. Data on
the Add-On bus is not valid.
Clock 9: Because PTATN# remains deasserted,
Add-On logic cannot store data at the
rising edge of clock 9. PTATN# is reas-
serted, indicating the PCI initiator is no
longer adding wait states. DATA 4 is driven
on the Add-On bus
Clock 10: Add-On logic uses the rising edge of clock
10 to store DATA 4 from the S5933.
PTRDY# asserted at the rising edge of
clock 10 completes the current data phase.
DATA 5 is driven on the Add-On bus.
PTBURST# is deasserted, indicating that
on the PCI bus, the burst is complete
except for the last data phase. Since the
data is double buffered, there may be one
or two pieces of data available to the Add-
On when PTBURST# becomes inactive.
This example shows the single data
available case. If another piece of data was
available, then PTATN# would remain
active instead of going inactive at clock 12.
Clock 11: Add-On logic is not fast enough to store
DATA 5 by the rising edge of clock 11.
PTRDY# deasserted at the rising edge of
clock 11 extends the data phase and
DATA 5 remains driven on the Add-On
bus.
Clock 12: Add-On logic uses the rising edge of clock
12 to store DATA 5 from the S5933.
PTRDY# asserted at the rising edge of
clock 12 completes the final data phase.
Clock 13: PTATN# deasserted at the rising edge of
clock 13 indicates the Pass-Thru access is
complete. The S5933 can accept new
Pass-Thru accesses from the PCI bus at
clock 14.
Pass-Thru Burst Reads
A Pass-Thru burst read operation occurs when a PCI
initiator reads multiple DWORDs from a Pass-Thru re-
gion. A burst transfer consists of a single address and
a multiple data phases. During the address phase of
the PCI transfer, the S5933 stores the PCI address
into the Pass-Thru Address Register (APTA). If the
S5933 determines that the address is within one of its
defined Pass-Thru regions, it indicates to the Add-On
that a write to the Pass-Thru Data Register (APTD) is
required. Figure 6 shows a 6 data phase Pass-Thru
burst read access (Add-On write) using PTADR#.
Clock 0: PCI address information is stored in the
S5933 Pass-Thru Address Register. The
PCI address is recognized as an access to
Pass-Thru region 1. PTATN# is asserted
by the S5933 to indicate a Pass-Thru
access is occurring.
Clock 1: Pass-Thru status signals indicate what
action is required by Add-On logic. Pass-
Thru status outputs are valid when
PTATN# is active and are sampled by the
Add-On at the rising edge of clock 2.
PTBURST#
Deasserted, the S5933 does
not yet recognize a PCI
burst.
PTNUM[1:0] 01. Indicates the PCI access
is to Pass-Thru region 1.
PTWR
Deasserted. The Pass-Thru
access is a read.
PTBE[3:0]#
0h. Indicate the Pass-Thru
access is 32-bits.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。