- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 170/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页当前第170页第171页第172页第173页第174页第175页第176页
3-105
ADD-ON BUS INTERFACE
S5933
ADD-ON BUS INTERFACE
This chapter describes the Add-On bus interface for
the S5933. The S5933 is designed to support con-
nection to a variety of microprocessor buses and/or
peripheral devices. The Add-On interface controls
S5933 operation through the Add-On Operation Reg-
isters. These registers act as the Pass-Thru, FIFO,
non-volatile memory and mailbox interfaces as well
as offering control and status information.
Depending on the register being accessed, the inter-
face may be synchronous, asynchronous, or
configurable. To enhance performance and simplify
Add-On logic design, some registers allow direct ac-
cess with a single device input pin. The following
sections describe the various interfaces to the PCI
bus and how they are accessed from the Add-On
interface.
ADD-ON OPERATION REGISTER ACCESSES
The S5933 Add-On bus interface is very similar to
that of a memory or peripheral device found in a
microprocessor-based system. A 32-bit data bus with
individual read and write strobes, a chip enable and
byte enables are provided. Other Add-On interface
signals are provided to simplify Add-On logic design.
Accesses to the S5933 registers are done synchro-
nous or asynchronous to BPCLK. For S5933 functions
that are compatible with an Add-On microprocessor
interface, it is helpful to allow an asynchronous inter-
face, as the processor may not operate at the PCI bus
clock frequency.
Add-On Interface Signals
The Add-On interface provides a small number of
system signals to allow the Add-On to monitor PCI
bus activity, indicate status conditions (interrupts),
and allow Add-On bus configuration. A standard bus
interface is provided for Add-On Operation Register
accesses.
System Signals
BPCLK and SYSRST# allow the Add-On interface to
monitor the PCI bus status. BPCLK is a buffered ver-
sion of the PCI clock. The PCI clock can operate
from 0 MHz to 33 MHz. SYSRST# is a buffered ver-
sion of the PCI reset signal, and may also be toggled
by host application software through bit 24 of the Bus
Master Control/Status Register (MCSR).
IRQ# is the Add-On interrupt output. This signal is
active low and can indicate a number of conditions.
Add-On interrupts may be generated from the mail-
box or FIFO interfaces. The exact conditions which
generate an interrupt are discussed in the mailbox
and FIFO chapters. The interrupt output is
deasserted when acknowledged by an access to the
Add-On Interrupt Control/Status Register (AINT). All
interrupt sources are cleared by writing a one to the
corresponding interrupt bit.
The MODE input on the Add-On interface configures
the datapath width for the Add-On interface. MODE
low indicates a 32-bit data bus. MODE high indicates
a 16-bit data bus. For 16-bit operation, BE3# is rede-
fined as ADR1, providing an extra address input.
ADR1 selects the low or high words of the 32-bit
S5933 Add-On Operation Registers.
Register Access Signals
Simple register accesses to the S5933 Add-On Op-
eration Registers take two forms: synchronous to
BPCLK and asynchronous. The following signals are
required to complete a register access to the S5933.
BE[3:0]# Byte Enable Inputs. These S5933 inputs
identify valid byte lanes during Add-On transac-
tions. When MODE is set for 16-bit operation,
BE2# is not defined and BE3# becomes ADR1.
ADR[6:2] Address Inputs. These address pins iden-
tify the specific Add-On Operation Register being
accessed. When configured for 16-bit operation
(MODE=1), an additional input, ADR1 is avail-
able to allow the 32-bit operation registers to be
accessed with two 16-bit cycles.
RD# Read Strobe Input.
WR# Write Strobe Input.
SELECT# Chip Select Input. This input identifies a
valid S5933 access.
DQ[31:0] Bidirectional Data Bus. These I/O pins are
the S5933 data bus. When configured for 16-bit
operation, only DQ[15:0] are valid.
In addition, there are dedicated signals for FIFO ac-
cesses (RDFIFO# and WRFIFO#) and Pass-Thru ad-
dress accesses (PTADR#). These are discussed
separately in the FIFO and Pass-Thru sections of this
chapter.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。