- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 174/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页当前第174页第175页第176页
3-109
ADD-ON BUS INTERFACE
S5933
Mailbox Interrupts
Mailboxes can be configured to generate Add-On in-
terrupts (IRQ#) and/or allow the Add-On to generate
PCI interrupts (INTA#). Mailbox empty/full status con-
ditions be can used to interrupt the Add-On or PCI
host to indicate some action is required. An individual
mailbox byte is selected to generate an interrupt
when accessed. An outgoing mailbox becoming
empty or an incoming mailbox becoming full asserts
the interrupt output (if enabled).
When used with a serial nv memory boot device, the
mailboxes also provide a way to generate PCI inter-
rupts (INTA#) through hardware. When a serial nv
memory boot device is used, the device pin functions
EA0 - EA8 are redefined. These pins then provide
direct, external access to the Add-On outgoing mail-
box 4, byte 3 (which is also PCI incoming mailbox 4,
byte 3).
FIFO BUS INTERFACE
The FIFO register on the Add-On interface may be
accessed synchronously or asynchronously.Location
45h, bits 6 and 5 in the nv memory boot device deter-
mine the interface method. If no boot device is used,
the default condition is an asynchronous FIFO inter-
face.
FIFO Direct Access Inputs
RDFIFO# and WRFIFO# are referred to as FIFO ‘di-
rect access’ inputs. Asserting RDFIFO# is function-
ally identical to accessing the FIFO with RD#,
SELECT#, BE[3:0]#, and ADR[6:2]. Asserting
WRFIFO# is functionally identical to accessing the
FIFO with WR#, SELECT#, BE[3:0]#, and ADR[6:2].
RD# and WR# must be deasserted when RDFIFO#
or WRFIFO# is asserted, but SELECT# may be as-
serted. These inputs automatically drive the address
(internally) to 20h and assert all byte enables. The
ADR[6:2] and BE[3:0]# inputs are ignored when us-
ing the FIFO direct access inputs. RDFIFO# and
WRFIFO# are useful for Add-On designs which cas-
cade an external FIFO into the S5933 FIFO or use
dedicated external logic to access the FIFO.
Direct access signals always access the FIFO as 16-
bits or 32-bits, whatever the MODE pin is configured
for. For 16-bit mode, two consecutive accesses fill or
empty the 32-bit FIFO register.
FIFO Status Signals
The FIFO Status signals indicate to the Add-On logic
the current state of the S5933 FIFO. A FIFO status
change caused by a PCI FIFO access is reflected
one PCI clock period after the PCI access is com-
pleted (TRDY# asserted). A FIFO status change
caused by an Add-On FIFO access is reflected im-
mediately (after a short propagation delay) after the
access occurs. For Add-On accesses, FIFO status is
updated after the rising edge of BPCLK for synchro-
nous interfaces or after the rising edge of the read or
write strobe for asynchronous interfaces.
FIFO Control Signals
For Add-On initiated PCI bus mastering, the FIFO
status reset controls FWC# (Add-On to PCI FIFO
clear) and FRC# (PCI to Add-On FIFO clear) are
available. FWC# and FRC# must be asserted for a
minimum of one BPCLK period to be recognized.
These inputs are sampled at the rising edge of BPCLK.
These inputs should not be asserted unless the FIFO is
idle. Asserting a FIFO status reset input during a PCI or
Add-On FIFO access results in indeterminate operation.
For Add-On initiated bus master transfers, AMREN
(Add-On bus master read enable) and AMWEN (Add-
On bus master write enable) are used, in conjunction
with the appropriate FIFO status signals, to enable
the S5933 to assert its PCI bus request (REQ#).
PASS-THRU BUS INTERFACE
The S5933 Pass-Thru interface is synchronous. The
Add-On Pass-Thru Address (APTA) and Add-On
Pass-Thru Data (APTD) registers may be accessed
pseudo-synchronously.
Although BPCLK is used to clock data into and out of
the Pass-Thru registers, accesses may be performed
asynchronously. For reads, APTA or APTD data re-
mains valid as long as RD# (or PTADR#) is asserted.
A new value is not driven until PTRDY# is asserted
by Add-On logic. For writes to APTD, data is clocked
into the S5933 on every BPCLK rising edge, but is
not passed to the PCI bus until PTRDY# is asserted.
PTRDY# must by synchronized to BPCLK.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。