参数资料
型号: S5933QE
厂商: APPLIEDMICRO INC
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, PQFP160
封装: PLASTIC, QFP-160
文件页数: 167/176页
文件大小: 823K
代理商: S5933QE
3-102
PCI BUS INTERFACE
S5933
Bus Acquisition
Once GNT# is asserted, giving bus ownership to the
S5933, the S5933 must wait until the PCI bus be-
comes idle. This delay is called bus acquisition la-
tency and involves the state of the signals FRAME#
and IRDY#. The current bus master must complete
its current transaction before the S5933 may drive
the bus. Table 3 depicts the four possible combina-
tions of FRAME# and IRDY# with their interpretation.
Target Latency
The PCI specification requires that a selected target
relinquish the bus should an access to that target
require more than eight PCI clock periods (16 clocks
for the first data phase in a burst). Slow targets can
exist within the PCI specification by using the target
initiated retry. This prevents slow target devices from
potentially monopolizing the PCI bus and also allows
more accurate estimations for bus access latency.
Target Locking
It is possible for a PCI bus master to obtain exclusive
access to a target (“locking”) through use of the PCI
bus signal LOCK#. LOCK# is different from the other
PCI bus signals because its ownership may belong to
any bus master, even if it does not currently have
ownership of the PCI bus. The ownership of LOCK#,
if not already claimed by another master, may be
achieved by the current PCI bus master on the clock
period following the initial assertion of FRAME#. Fig-
ure 15 describes the signal relationship for establish-
ing a lock. The ownership of LOCK#, once
established, persists even while other bus masters
control the bus. Ownership can only be relinquished
by the master which originally established the lock.
Table 3. Possible Combinations of FRAME# and IRDY#
FRAME#
IRDY#
Description
deasserted
Bus Idle
deasserted
asserted
The initiator is ready to complete the last data transfer
of a transaction.
asserted
deasserted
An Initiator has a transaction in progress but is not able
to complete the data transfer on this clock.
asserted
An initiator has a transaction in progress and is able to
complete a data transfer.
Figure 15. Engaging the LOCK# Signal
PCI CLOCK
FRAME #
LOCK #
AD[31:0]
IRDY#
TRDY#
DEVSEL#
ADDRESS
DATA
1
2
3
45
TARGET
BECOMES
LOCKED
LOCK
MECHANISM
AVAILABLE
UPON FIRST
ACCESS
LOCK MECHANISM
AVAILABLE
LOCK ESTABLISHED
LOCK MAINTAINED
BUS
IDLE
STILL DRIVEN BY PREVIOUS
OWNER (TARGET IS LOCKED)
6
(T)
(I)
(I) = DRIVEN BY INITIATOR
(T) = DRIVEN BY TARGET
相关PDF资料
PDF描述
S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138
S6A0069 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80
S6A0078 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183
S80296SA40 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100
S80486-DX4-75-S-V-8-B 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208
相关代理商/技术参数
参数描述
S5935 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935_07 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S59355QRC 制造商:AppliedMicro 功能描述:
S5935QF 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935QRC 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP