参数资料
型号: S5933QE
厂商: APPLIEDMICRO INC
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, PQFP160
封装: PLASTIC, QFP-160
文件页数: 90/176页
文件大小: 823K
代理商: S5933QE
3-28
S5933
PCI CONFIGURATION REGISTERS
Table 4. PCI Command Register
15:10
Reserved. Equals all 0’s.
9
Fast Back-to-Back Enable. The S5933 does not support this function. This bit must be set to zero.
This bit is cleared to a 0 upon RESET#.
8
System Error Enable. When this bit is set to 1, it permits the S5933 controller to drive the open drain
output pin, SERR#. This bit is cleared to 0 upon RESET#. The SERR# pin driven active normally
signifies a parity error on the address/control bus.
7
Wait Cycle Enable. This bit controls whether this device does address/data stepping. Since the S5933
controller never uses stepping, it is hardwired to 0.
6
Parity Error Enable. This bit, when set to a one, allows this controller to check for parity errors. When
a parity error is detected, the PCI bus signal PERR# is asserted. This bit is cleared (parity testing
disabled) upon the assertion of RESET#.
5
Palette Snoop Enable. This bit is not supported by the S5933 controller and is hardwired to 0. This
feature is used solely for PCI-based VGA devices.
4
Memory Write and Invalidate Enable. This bit allows certain Bus Master devices to use the Memory
Write and Invalidate PCI bus command when set to 1. When set to 0, masters must use the Memory
Write command instead. The S5933 controller does not support this command when operated as a
master and therefore it is hardwired to 0.
3
Special Cycle Enable. Devices which are capable of monitoring special cycles can do so when this
bit is set to 1. The S5933 controller does not monitor (or generate) special cycles and this bit is
hardwired to 0.
2
Bus Master Enable. This bit, when set to a one, allows the S5933 controller to function as a bus master.
This bit is initialized to 0 upon the assertion of signal pin RESET#.
1
Memory Space Enable. This bit allows the S5933 controller to decode and respond as a target for
memory regions that may be defined in one of the five base address registers. This bit is initialized
to 0 upon the assertion of signal pin RESET#.
0
I/O Space Enable. This bit allows the S5933 controller to decode and respond as a target to I/O cycles
which are to regions defined by any one of the five base address registers. This bit is initialized to 0
upon the assertion of signal pin RESET#.
Bit
Description
相关PDF资料
PDF描述
S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138
S6A0069 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80
S6A0078 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183
S80296SA40 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100
S80486-DX4-75-S-V-8-B 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208
相关代理商/技术参数
参数描述
S5935 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935_07 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S59355QRC 制造商:AppliedMicro 功能描述:
S5935QF 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935QRC 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP