- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 19/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页
3-128
FIFO OVERVIEW
S5933
There are two special cases for the Add-On to PCI
FIFO management scheme. The first case is when
the FIFO is programmed to request the PCI bus only
when four or more locations are full, but the transfer
count is less than 16 bytes. In this situation, the FIFO
ignores the management scheme and finishes trans-
ferring the data. The second case is when the S5933
is configured for Add-On initiated bus mastering with
transfer counts disabled. In this situation, the FIFO
management scheme must be set to request the PCI
bus when one or more locations are full. AMREN and
AMWEN may be used to implement a specific FIFO
management scheme.
FIFO Bus Master Cycle Priority
In many applications, the FIFO is used as a PCI ini-
tiator performing both PCI reads and writes. This re-
quires a priority scheme be implemented. What
happens if the FIFO condition for initiating a PCI read
and a PCI write are both met?
Bits D12 and D8 in the Bus Master Control/Status
Register (MCSR) control the read and write cycle pri-
ority, respectively. If these bits are both set or both
clear, priority alternates, beginning with a read cycle. If
the read priority is set and the write priority is clear,
read cycles take priority. If the write priority is set and
the read priority is clear, write cycles take priority. Pri-
ority arbitration is only done when neither FIFO has
control of the PCI bus (the PCI to Add-On FIFO would
never interrupt an Add-On to PCI FIFO transfer).
FIFO Generated Bus Master Interrupts
Interrupts may be generated under certain conditions
from the FIFO. If PCI initiated bus mastering is used,
INTA# is generated to the PCI interface. If Add-On
initiated bus mastering is used, IRQ# is generated to
the Add-On interface. Interrupts may be disabled.
FIFO Interrupts may be generated from one or more of
the following during bus mastering: read transfer count
reaches zero, write transfer count reaches zero, or an
error occurs during bus mastering. Error conditions in-
clude a target or master abort on the PCI bus. Inter-
rupts on PCI error conditions are only enabled if one
or both of the transfer count interrupts are enabled.
The Add-On Interrupt Control/Status Register (AINT)
or the Interrupt Control Status Register (INTCSR) in-
dicates the interrupt source. The interrupt service
routine may read these registers to determine what
action is required. As mailboxes are also capable of
generating interrupts, this must also be considered in
the service routine. Interrupts are also cleared
through these registers.
BUS INTERFACE
The S5933 FIFO may be accessed from the Add-On
interface or the PCI interface. Add-On FIFO control
and status signals allow a simple interface to the
FIFO with either an Add-On CPU or programmable
logic. The following section describes the PCI and
Add-On interface behavior and hardware interface.
FIFO PCI Interface (Target Mode)
The S5933 FIFO may act as a standard PCI target.
FIFO empty/full status may be determined by the PCI
initiator by reading the status bits in the PCI Bus
Master Control/Status Register (MCSR).
The FIFO occupies a single 32-bit register location
within the PCI Operation Registers. A PCI initiator
may not perform burst accesses on the FIFO.
Each data phase of a burst causes the PCI initiator to
increment its address counter (even though only the
first address is driven at the beginning of the burst).
The initiator keeps track of the current address in
case a disconnect occurs. This allows the initiator to
continue the burst from where the disconnect oc-
curred. If the S5933 FIFO initiated a disconnect dur-
ing a PCI burst to the FIFO register, the burst would
be resumed at an address other than the FIFO loca-
tion (because the initiator address counter has
incremented). The S5933 always signals a discon-
nect if a burst to any PCI Operation Register is at-
tempted.
Because the PCI to Add-On FIFO and the Add-On to
PCI FIFO occupy a single location within the PCI and
Add-On Operation Registers, which FIFO is ac-
cessed is determined by whether the access is a
read or write. This means that once data is written
into the FIFO, the value written cannot be read back.
For PCI reads from the Add-On to PCI FIFO, the
S5933 asserts TRDY# and completes the PCI cycle
(Figure 3). If the PCI bus attempts to read an empty
FIFO, the S5933 immediately issues a disconnect
with retry (Figure 4). The Add-On to PCI FIFO status
indicators change one PCI clock after a PCI read.
For PCI writes to the PCI to Add-On, the S5933 as-
serts TRDY# and completes the PCI cycle (Figure 5).
If the PCI bus attempts to write a full FIFO, the
S5933 immediately issues a disconnect with retry
(Figure 6). The PCI to Add-On FIFO status indicators
change one PCI clock after a PCI write.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。