- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 17/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页
3-126
FIFO OVERVIEW
S5933
Add-On FIFO Status Indicators
The Add-On interface implements FIFO status pins to
indicate the full and empty conditions of the PCI to
Add-On and Add-On to PCI FIFOs. These may be
used by the Add-On to allow data transfers between
the FIFO and memory, a peripheral, or even a cas-
caded external FIFO. The RDEMPTY and WRFULL
status outputs are always available to the Add-On.
Additional status signals are multiplexed with the
byte-wide, non-volatile memory interface pins. If the
S5933 is configured for Add-On initiated bus master-
ing, these status signals also become available to the
Add-On. FIFO status is also indicated by bits in the
Add-On General Control/Status and Bus Master Con-
trol/Status Registers. The table below lists all FIFO
status outputs and their functions.
Signal
Function
RDEMPTY
Indicates empty condition of the PCI to
Add-On FIFO
WRFULL
Indicates full condition of the Add-On
to PCI FIFO
FRF
Indicates full condition of the PCI to
Add-On FIFO 1
FWE
Indicates the empty condition of the
Add-On to PCI FIFO 1
1. These signals are only available when a serial non-volatile
memory is used and the device is configured for Add-On
initiated bus mastering.
Add-On FIFO Control Signals
The Add-On interface implements FIFO control pins
to manipulate the S5933 FIFOs. These may be used
by Add-On to control data transfer between the FIFO
and memory, a peripheral, or even a cascaded exter-
nal FIFO. The RDFIFO# and WRFIFO# inputs are
always available. These pins allow direct access to
the FIFO without generating a standard Add-On reg-
ister access using RD#, WR#, SELECT#, address
pins and the byte enables.
Additional control signals are multiplexed with the
byte-wide, non-volatile memory interface pins. If a se-
rial non-volatile memory is used and the S5933 is
configured for Add-On initiated bus mastering, these
control signals also become available. For PCI initi-
ated bus mastering, AMREN, AMWEN, FRC#, and
FWC# functionality is always available through bits in
the Bus Master Control/Status and Add-On General
Control/Status Registers. The FIFO control inputs are
listed below.
Signal
Function
RDFIFO#
Reads data from the PCI to Add-On
FIFO
WRFIFO#
Writes data into the Add-On to PCI
FIFO
FRC#
Reset PCI to Add-On FIFO pointers and
status indicators 1
FWC#
Reset Add-On to PCI FIFO pointers and
status indicators 1
AMREN
Enable bus mastering for Add-On
initiated PCI reads 1
AMWEN
Enable bus mastering for Add-On
initiated PCI writes 1
1. These signals are only available when a serial non-volatile
memory is used and the S5933 is configured for Add-On
initiated bus mastering.
PCI Bus Mastering with the FIFO
The S5933 may initiate PCI bus cycles through the
FIFO interface. The S5933 allows blocks of data to
be transferred to and from the Add-On by specifying
a source/destination address on the PCI bus and a
transfer byte count. This DMA capability allows data
to be transferred across the PCI bus without host
CPU intervention.
Initiating a bus master transfer requires programming
the appropriate address registers and transfer byte
counts. This can be done from either the PCI inter-
face or the Add-On interface. Initiating bus master
transfers from the add-on is advantageous because
the host CPU does not have to intervene for the
S5933 to become a PCI Initiator. At the end of a
transfer the S5933 may generate an interrupt to ei-
ther the PCI bus (for PCI initiated transfers) or Add-
On interface (for Add-On initiated transfers).
Add-On Initiated Bus Mastering
If bit 7 in location 45h of an external serial non-vola-
tile memory is zero, the Master Read Address Regis-
ter (MRAR), Master Write Address Register (MWAR),
Master Read Transfer Count (MRTC), and Master
Write Transfer Count (MWTC) are accessible only
from the Add-On interface. Add-On initiated bus mas-
tering is not possible when a byte-wide boot device is
used due to shared device pins. When configured for
Add-On initiated bus mastering, the S5933 transfers
data until the transfer count reaches zero, or it may
be configured to ignore the transfer count.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。