参数资料
型号: S5933QE
厂商: APPLIEDMICRO INC
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, PQFP160
封装: PLASTIC, QFP-160
文件页数: 158/176页
文件大小: 823K
代理商: S5933QE
3-94
PCI BUS INTERFACE
S5933
PCI Write Transfers
Write transfers on the PCI bus are one clock period
shorter than read transfers. This is because the
AD[31:0] bus does not require a turn-around cycle
between the address and data phases. When the
S5933 is accessed (target), it responds to a PCI bus
memory or I/O transfers. As a PCI initiator, the S5933
controller can also execute PCI memory write opera-
tions.
The timing diagram in Figure 4 represents an S5933
initiator PCI write operation transferring to a fast,
zero-wait-state memory target. The signals driven by
the S5933 during the transfer are FRAME#,
AD[31:0], C/BE[3:0]#, and IRDY#. The signals driven
by the target are DEVSEL# and TRDY#. As with PCI
reads, targets assert DEVSEL# and TRDY# after the
clock defining the end of the address phase (bound-
ary of clock periods 1 and 2 of Figure 4). TRDY# is
not driven until the target has accepted the data for the
PCI write. When the S5933 becomes the PCI initiator,
it attempts sustained zero-wait state burst writes until
one of the following occurs:
The memory target aborts the transfer
PCI bus grant (GNT# is removed)
The Add-On to PCI FIFO becomes empty
A higher priority (PCI to Add-On) S5933
transfer is pending (if programmed for priority)
The write transfer byte count reaches zero
Bus mastering is disabled from the Add-On
interface
Write accesses to the S5933 operation registers
(S5933 as a target) are shown in Figure 5. Here, the
S5933 asserts the signal STOP# in clock period 3.
STOP# is asserted because the S5933 supports fast,
zero-wait-state write cycles but does not support
burst writes to operation registers. Wait states may
be added by the initiator by not asserting the signal
IRDY# during clock 2 and beyond. There is only one
condition where writes to S5933 operation registers
do not return TRDY# (but do assert STOP#). This is
called a target-initiated termination or target discon-
nect and occurs when a write attempt is made to a
full S5933 FIFO. As with the read transfers, the as-
sertion of STOP# without the assertion of TRDY#
indicates the initiator should retry the operation later.
PCI CLOCK
FRAME #
AD [31:0]
C/BE [3:0]#
IRDY#
TRDY#
DEVSEL#
ADDRESS
DATA 1
BYTE EN 1
1
2
3
45
(I)
(T)
(I)
BYTE EN 3
BYTE EN 2
DATA 2
DATA 3
* BUS COMMAND = MEMORY WRITE
DATA
TRANSFER
#1
DATA
TRANSFER
#2
DATA
TRANSFER
#3
6
BUS COMMAND*
(I) = DRIVEN BY INITIATOR
(T) = DRIVEN BY TARGET
Figure 4. Zero Wait State Burst Write PCI Bus Transfer (S5933 as Initiator)
相关PDF资料
PDF描述
S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138
S6A0069 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80
S6A0078 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183
S80296SA40 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100
S80486-DX4-75-S-V-8-B 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208
相关代理商/技术参数
参数描述
S5935 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935_07 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S59355QRC 制造商:AppliedMicro 功能描述:
S5935QF 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935QRC 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP