- 您现在的位置：买卖IC网 > PDF目录98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | S5933QE |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 8/176页 |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页
3-117
MAILBOX OVERVIEW
S5933
If the S5933 is programmed to generate a PCI inter-
rupt (INTA#), on an Add-On write to outgoing mailbox
4, byte 3, a rising edge on EMBCLK generates a PCI
interrupt. The bits EMB7:0 can be read by the PCI
bus interface by reading the PCI incoming mailbox 4,
byte 3. These bits are useful to indicate various con-
ditions which may have caused the interrupt.
When using the S5933 with a byte-wide boot device,
the capability to generate PCI interrupts with Add-On
hardware does not exist. In this configuration, PCI
incoming mailbox 4, byte 3 (Add-On incoming mail-
box 4, byte 3) cannot be used to transfer data from
the Add-On - it always returns zeros when read from
the PCI bus. This mailbox byte is sacrificed to allow
the added functionality provided when a byte-wide
boot device is not used.
BUS INTERFACE
The mailboxes appear on the Add-On and PCI bus
interfaces as eight operation registers. Four are out-
going mailboxes, four are incoming mailboxes. The
mailboxes may be used to generate interrupts to
each of the interfaces. The following sections de-
scribe the Add-On and PCI bus interfaces for the
mailbox registers.
PCI Bus Interface
The mailboxes are only accessible with the S5933 as
a PCI target. The mailbox operation registers do not
support burst accesses by an initiator. A PCI initiator
attempting to burst to the mailbox registers causes the
S5933 to respond with a target disconnect with data.
PCI writes to full outgoing mailboxes overwrite data
currently in that the mailbox. PCI reads from empty
incoming mailboxes return the data that was previ-
ously contained in the mailbox. Neither of these situa-
tions cause a target retry or abort.
PCI incoming and outgoing mailbox interrupts are en-
abled in the Interrupt Control/Status Register
(INTCSR). The mailboxes can generate a PCI inter-
rupt (INTA#) under two conditions (individually en-
abled). For an incoming mailbox full interrupt, INTA#
is asserted on the PCI clock rising edge after the
Add-On mailbox write completes. For an outgoing
mailbox empty interrupt, INTA# is asserted on the
PCI clock rising edge after the Add-On mailbox read
completes (the rising edge of RD#). INTA# is
deasserted on the next PCI clock rising edge after
the PCI access to clear the mailbox interrupt com-
pletes (TRDY# deasserted).
Add-On Bus Interface
The Add-On mailbox interface behaves similar to the
PCI bus interface. Add-On writes to full outgoing
mailboxes overwrite data currently in that mailbox.
PCI reads from empty incoming mailboxes return the
data that was previously contained in the mailbox.
Add-On incoming and outgoing mailbox interrupts are
enabled in the Add-On Interrupt Control/Status Reg-
ister (AINT). The mailboxes can generate the Add-On
IRQ# interrupt under two conditions (individually en-
abled). For an incoming mailbox full interrupt, IRQ# is
asserted one PCI clock period after the PCI mailbox
write completes (TRDY# deasserted). For an outgo-
ing mailbox empty interrupt, IRQ# is asserted one
PCI clock period after the PCI mailbox read com-
pletes (TRDY# deasserted). IRQ# is deasserted im-
mediately when the Add-On clears the mailbox
interrupt.
When the S5933 is used with a serial nv memory boot
device or no external boot device, the device pins
EA8:0 are redefined. EA7:0 become EMB7:0 data in-
puts and EA8 becomes EMBCLK, a load clock. This
configuration allows the Add-On to generate PCI inter-
rupts with a low-to-high transition on EMBCLK. The
PCI incoming mailbox interrupt must be enabled and
set for mailbox 4, byte3 in the PCI Interrupt Control/
Status Register (INTCSR). EMBCLK should begin
high and be pulsed low, then high to be recognized.
The rising edge of EMBCLK generates the interrupt.
The rising edge of EMBCLK also latches in the values
on EMB7:0. The S5933 interrupt logic must be cleared
(INTA# deasserted) through INTCSR before further
EMBCLK interrupts are recognized.
8-Bit and 16-Bit Add-On Interfaces
Some Add-On designs may implement an 8-bit or 16-
bit bus interface. The mailboxes do not require a 32-
bit Add-On interface. For 8-bit interfaces, the 8-bit
data bus may be externally connected to all four
bytes of the 32-bit Add-On interface (DQ 31:24,
23:16, 15:8, 7:0 are all connected). The Add-On de-
vice reading or writing the mailbox registers may ac-
cess all mailbox bytes by cycling through the Add-On
byte enable inputs. A similar solution applies to 16-bit
Add-On buses. This solution works for Add-Ons
which always use just 8-bit or just 16-bit accesses.
If the MODE pin is high, indicating a 16-bit Add-On
interface, the previous solution may be modified for an
8-bit interface. The difference is that ADR1 must be
toggled after the first two accesses to steer the S5933
internal data bus to the upper 16-bits of the mailboxes.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
发布紧急采购，3分钟左右您将得到回复。