参数资料
型号: IPR-POSPHY4
厂商: Altera
文件页数: 25/144页
文件大小: 0K
描述: IP POS-PHY L4 RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: POS-PHY 4 级接口,链路层/物理层
许可证: 续用许可证
Chapter 3: Parameter Settings
3–3
Basic Parameters
IP Toolbench uses the LVDS data rate to instantiate and parameterize the ALTLVDS
megafunction that includes the fast PLL. For example, for a receiver with a data rate
of 700 Mbps on each rdat line, enter 700 in LVDS data rate . This value corresponds to
a 350 MHz double-data rate (DDR) clock on rdclk .
PLL Input Frequency
For a transmitter only, you can enter the PLL input frequency. To enter the PLL
frequency, you must click Import PLL Frequency , to open the ALTLVDS wizard and
view the available input PLL frequencies.
1
1
When you change the data path width, the PLL input frequency changes.
Do not type the PLL frequency into the box.
Data Path Width
The Data path width affects two important aspects of the MegaCore function: size
and performance. The MegaCore function offers the following options:
128 bits running at a frequency of 1/8 the LVDS data rate
64 bits running at 1/4 the LVDS data rate
32 bits (quarter rate) running at 1/2 the LVDS data rate (for non-standard
applications at a maximum of 250 Mbps)
f For approximate resource usage and performance of example POS-PHY Level 4
Buffer Mode
The POS-PHY Level 4 MegaCore function supports the following two buffer modes:
Shared buffer with embedded addressing
Individual buffers
With Shared buffer with embedded addressing , all ports share a single Atlantic
buffer with an 8-bit address field that supports up to 256 ports. The data is read from
the Atlantic buffer in the same order as it is received. The shared buffer with
embedded addressing mode is smaller than the individual buffers mode, and allows
you to develop your own buffering and status generation implementation.
With Individual buffers , the POS-PHY Level 4 MegaCore function provides an
Atlantic first-in first-out (FIFO) buffer for each port. Therefore, there are as many
Atlantic FIFO buffers of the same depth and width—each with a unique Atlantic
interface on the user end—as the number of ports that you select. The individual
buffers supports up to 16 ports.
1
Timing and routing difficulties may occur when using 16 ports for 128 bit variations;
thus a maximum of 10 ports is recommended for 128-bit variations.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料
PDF描述
MAX6337US20D3+T IC MPU/RESET CIRC 2.00V SOT143-4
M3CWK-3436R IDC CABLE - MKC34K/MC34M/MPL34K
M3AWK-3436R IDC CABLE - MSC34K/MC34M/MPL34K
M3CKK-3436R IDC CABLE - MKC34K/MC34M/MPK34K
M3AKK-3436R IDC CABLE - MSC34K/MC34M/MPK34K
相关代理商/技术参数
参数描述
IPR-QDRII/UNI 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RAPIDIOII 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RIOPHY 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RLDII/UNI 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-RLDRAMII 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors