- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 48/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
4–8
1
Chapter 4: Functional Description—Receiver
Block Description
The status PHY block aligns rstat to either the positive or negative edge of rsclk
depending on the input value of the ctl_rs_statedge signal. This block also
implements a clock-crossing FIFO buffer between the rsclk and rxsys_clk domains.
The status FSM block ( rx_stat_proc_fsm) is enabled when the clock-crossing FIFO
buffer of the status PHY block has available space. When enabled, this block generates
the next words in the status frame.
If the clock-crossing FIFO buffer underflows or overflows because of an incorrect
configuration, if the ctl_ry_rsfrm signal is set, or if the rsfrm bit in the Avalon ?
Memory-Mapped (Avalon-MM) interface is set, the finite state machine outputs ‘ 11 ’
continuously and the stat_ry_disabled signal is asserted.
Framing, calendar select word, and DIP are generated locally, but the actual status for
each calendar slot is provided on request by the status register ( rx_stat_proc_reg )
block, and either the status calculator ( rx_stat_calc ) or status hold ( rx_stat_hold )
blocks.
Given a calendar slot number, the status register block determines which port's status
belongs in the slot according to the calendar that it stores. When the asymmetric port
support parameter is turned off, the port number corresponds with the slot number,
(that is, slot one is port one, and so on). When the asymmetric port support parameter
is turned on, a programmable calendar is stored in memory, and the port
corresponding to the slot is looked up.
If the asymmetric port support parameter is turned on, the Avalon-MM registers must
be programmed prior to releasing the rsfrm bit (refer to Appendix E and the “Avalon-
The port number is provided with a request signal to both the status calculator and
status hold blocks, but only the output of one block, according to the value of the
ctl_ry_fifostatoverride input, is sent to the status FSM block to be inserted into the
outgoing status frame. In the individual buffers mode, the ctl_ry_fifostatoverride
input is forced low to always select the calculated value. In the shared buffer with
embedded addressing mode, the ctl_ry_fifostatoverride input is set according to
the option selected in IP Toolbench for the status source parameter. If the user-
controlled option is selected, you must write buffer status per-port into the status hold
block via the external status interface. Otherwise, the interface is ignored and the
calculated value is used. This external control interface features an 8-bit address bus, a
2-bit status port value, and a valid signal (refer to Figure 4–3 ).
POS-PHY Level 4 MegaCore Function User Guide
May 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。