- 您现在的位置：买卖IC网 > PDF目录16067 > IPR-POSPHY4 (Altera)IP POS-PHY L4 RENEW PDF资料下载
参数资料
| 型号： | IPR-POSPHY4 |
| 厂商： | Altera |
| 文件页数： | 77/144页 |
| 文件大小： | 0K |
| 描述： | IP POS-PHY L4 RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | POS-PHY 4 级接口，链路层/物理层 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
Chapter 5: Functional Description—Transmitter
5–5
Block Description
The training sequence includes one IDLE control word, plus ALPHA × 20 words. The
twenty words are separated into ten consecutive tdat words of 16’h0FFF with tctl of
1’b1 , followed by ten consecutive tdat words of 16’hF000 with tctl of 1’b0 . MaxT is
defined in terms of bytes. In other words, a MaxT=16 value covers one SPI-4.2 cycle.
The range for MaxT is from 0 to 65,535. If MaxT=0, the training pattern is sent only
when in LOSS state (when stat_ts_sync is deasserted) and is not sent periodically.
Training patterns always begin on the rising edge of the clock ( tdclk ).
If you change the ALPHA and MaxT values at run-time, the values update internally
after the upcoming training pattern is sent. The only exception is when you change
from MaxT=0 to MaxT!= 0. In this case, a training pattern with the new ALPHA and
MaxT values is immediately sent out. Thus, you should change the ALPHA value before
the MaxT value if both values are to be altered during run time.
For control word insertion, two modes are possible: full transmitter or lite transmitter.
The lite transmitter mode is chosen by turning on Lite Transmitter in IP Toolbench.
The lite transmitter uses a smaller, less efficient version of the Atlantic converter that
allows packets to be padded with IDLE characters to a multiple of 16 bytes for 128-bit
variations, or of 8 bytes for 64-bit variations. Although turning on Lite Transmitter
lowers the effective bandwidth rate on the SPI-4.2 data bus, it greatly reduces the logic
consumption.
In IP Toolbench turn off Lite Transmitter for the full transmitter mode. The full
transmitter packs packets more tightly, padding with IDLE characters to multiples of 4
bytes. Thus SOP, COP, and EOP may be combined into a single control word, or may
be in adjacent control words. Turning off Lite Transmitter increases the effective
bandwidth rate on the SPI-4.2 data bus, but also increases the logic consumption.
IDLE control words may be inserted for the following conditions:
■
■
■
■
One or two IDLE s occur before a training pattern is inserted
To meet the SOP8 rule
The buffer runs empty or near empty in the shared buffer with embedded address
mode
If no buffer or only one buffer has enough data to start a burst in the individual
buffers mode
Parallel to Serial Converter (tx_data_phy_altlvds)
The parallel to serial converter converts the parallel bus and control signals inside the
FPGA into the high-speed SPI-4.2 clock, data, and control signals operating at twice,
four times, or eight times the internal frequency.
Data words are sent on the tdat data bus with the rising and falling edges of tdclk .
Payload data words contain two bytes: bits [15:8] form the first byte, and bits [7:0]
form the second byte. Bit 15 is the most significant bit (MSB), and bit 8 is the least
significant bit (LSB) of the first byte. Bit 7 is the MSB, and bit 0 is the LSB of the second
byte.
For 128- and 64-bit variations, an ALTLVDS megafunction serializes the words into
input high-speed tdat , tctl , and tdclk signals.
The tdclk pin uses an output data pin, using the SERDES to send a repeating binary
10 pattern, guaranteeing minimal skew between the clock and data.
May 2013
Altera Corporation
POS-PHY Level 4 MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6337US20D3+T | IC MPU/RESET CIRC 2.00V SOT143-4 |
| M3CWK-3436R | IDC CABLE - MKC34K/MC34M/MPL34K |
| M3AWK-3436R | IDC CABLE - MSC34K/MC34M/MPL34K |
| M3CKK-3436R | IDC CABLE - MKC34K/MC34M/MPK34K |
| M3AKK-3436R | IDC CABLE - MSC34K/MC34M/MPK34K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-QDRII/UNI | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RAPIDIOII | 功能描述:开发软件 RapidIO 1x/2x/4x MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RIOPHY | 功能描述:开发软件 RapidIO MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDII/UNI | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-RLDRAMII | 功能描述:开发软件 RLDRAM II Controller MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。